MOTOROLA SEMICONDUCTOR TECHNICAL DATA

256Kx4 CMOS Dynamic RAM Page Mode, Commercial and Industrial Temperature Range

The MCM514256A is a 1.0μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256A requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil dual-in-line package (DIP), a 300-mil SOJ plastic package, and a 100-mil zig-zag in-line package (ZIP).

- Two Temperature Ranges: Commercial 0°C to 70°C
 Industrial -40°C to +85°C
- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM514256A = 8 ms

MCM51L4256A = 64 ms

- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM514256A-70 and MCM51L4256A-70 = 70 ns (Max)

MCM514256A-80 and MCM51L4256A-80 = 80 ns (Max)

MCM514256A-10 and MCM51L4256A-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM514256A-70 and MCM51L4256A-70 = 440 mW (Max)

MCM514256A-80 and MCM51L4256A-80 = 385 mW (Max)

MCM514256A-10 and MCM51L4256A-10 = 330 mW (Max)

· Low Standby Power Dissipation:

MCM514256A and MCM51L4256A = 11 mW (Max), TTL Levels

MCM514256A = 5.5 mW (Max), CMOS Levels

MCM51L4256A = 1.1 mW (Max), CMOS Levels **SMALL OUTLINE DUAL-IN-LINE** □ v_{ss} DQ0 [1 26 DQ0 ☐ 1 ● 20 VSS T DQ3 DQ1 [] 2 19 DQ3 DQ1 2 ₩ 🛮 3 24 | DQ2 PIN ₩ 🛮 з 18 DQ2 h CAS **ASSIGNMENT** RAS [] 4 17 | CAS RAS [4 ₫ NC [5 22 16 🕽 🛱 NC 5 15 🛚 A8 A0 🛮 6 14 🛮 A7 П А8 A1 🛮 7 A0 [] 18 13 🛮 A6 Π A7 A1 [10 17 A2 [8 ☐ A6 A3 🛮 9 12 A5 A2 [11 16 11 Π A5 12 15 A3 [14 🛮 A4

MCM514256A MCM51L4256A



P PACKAGE 300 MIL PLASTIC CASE 738A



J PACKAGE 300 MIL SOJ CASE 822




Z PACKAGE PLASTIC ZIG-ZAG IN-LINE CASE 836

PIN NAMES

A0-A8 Address Input
DQ0-DQ3 Data Input/Output
G Output Enable
W Read/Write Input
RAS Row Address Strobe
CAS Column Address Strobe
V _{CC} Power Supply (+5 V)
VSS Ground
NC No Connection

ZIG-ZAG IN-LINE




This document contains information on a new product. Specifications and information herein are subject to change without notice.



MOTOROLA

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	-1 to +7	V	
Voltage Relative to VSS for Any Pi	V _{in} , V _{out}	-1 to +7	٧	
Data Out Current	lout	50	mA	
Power Dissipation		PD	600	mW
Operating Temperature Range Commercial Industrial		TА	0 to +70 -40 to +85	°C
Storage Temperature Range		T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, T_A = 0 to 70°C and -40 to +85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0	<u> </u>	
Logic High Voltage, All Inputs	VIH	2.4	-	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0		0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
$V_{CC} \ \ Power \ Supply \ Current \\ MCM514256A-70 \ and \ MCM51L4256A-70, \ t_{RC} = 130 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-80 \ and \ MCM51L4256A-80, \ t_{RC} = 150 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-10 \ and \ MCM51L4256A-10, \ t_{RC} = 180 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-C70 \ and \ MCM51L4256A-C70, \ t_{RC} = 130 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ t_{RC} = 180 \ ns, \ T_A = -4$	lCC1		80 70 60 85 75 65	mA	3
V _{CC} Power Supply Current (Standby) (RAS=CAS=V H) MCM514256A- and MCM51L4256A-, T _A = 0°C to 70°C MCM514256A-C and MCM51L4256A-C, T _A = -40°C to +85°C	ICC2		2 3	mA	
$\begin{array}{c} V_{CC} \ \ Power \ Supply \ Current \ During \ \overline{RAS} \ Only \ Refresh \ Cycles \ (\overline{CAS}=V_{IH}) \\ MCM514256A-70 \ and \ MCM51L4256A-70, \ t_{RC} = 130 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-80 \ and \ MCM51L4256A-80, \ t_{RC} = 150 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-10 \ and \ MCM51L4256A-10, \ t_{RC} = 180 \ ns, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-C70 \ and \ MCM51L4256A-C70, \ t_{RC} = 130 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ t_{RC} = 180 \ ns, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \\ \end{array}$	Іссз		80 70 60 85 75 65	mA	3
$\begin{array}{c} V_{CC} \ \ Power \ Supply \ Current \ During \ Fast \ Page \ Mode \ Cycle \ (\overline{RAS} = V_{ L}) \\ MCM514256A-70 \ and \ MCM51L4256A-70, \ tp_{C} = 40 \ ns, \ T_{A} = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-80 \ and \ MCM51L4256A-80, \ tp_{C} = 45 \ ns, \ T_{A} = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-10 \ and \ MCM51L4256A-10, \ tp_{C} = 55 \ ns, \ T_{A} = 0^{\circ}C \ to \ 70^{\circ}C \\ MCM514256A-C70 \ and \ MCM51L4256A-C70, \ tp_{C} = 40 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ tp_{C} = 45 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM51L4256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM514256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and \ MCM514256A-C10, \ tp_{C} = 55 \ ns, \ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ MCM514256A-C10 \ and$	ICC4		60 50 40 65 55 45	mA	3, 4
V _{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} = 0.2 \text{ V}$) MCM514256A-, $T_A = 0^{\circ}\text{C}$ to 70°C and MCM514256A-C, $T_A = -40^{\circ}\text{C}$ to +85°C MCM51L4256A-, $T_A = 0^{\circ}\text{C}$ to 70°C MCM51L4256A-C, $T_A = -40^{\circ}\text{C}$ to +85°C	ICC5	_ _ _	1.0 200 400	mA μA μA	
$\label{eq:VCC} \begin{array}{l} V_{CC} \ \ \text{Power Supply Current During CAS Before RAS} \ \ \text{Refresh Cycle} \\ \text{MCM514256A-70 and MCM51L4256A-70, } \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	ICC6	- - - - -	80 70 60 85 75 65	mA	3
V_{CC} Power Supply Current, Battery Backup Mode (t_{RC} = 125 μs, t_{RAS} = 1 μs, CAS = CAS Before RAS Cycle or 0.2 V, A0–A9, RAS , D = V_{CC} – 0.2 V or 0.2 V) MCM51L4256A-, T_{A} = 0°C to 70°C MCM51L4256A-C, T_{A} = -40°C to +85°C	ICC5	_ _	300 500	μА	3
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current ($\overline{CAS} = V_{IH}$, 0 V $\leq V_{Out} \leq 5.5$ V, Output Disable)	lkg(O)	-10	10	μА	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	<u> </u>	0.4	<u> </u>	

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)}$

	Parameter		Symbol	Max	Unit	Notes
Input Capacitance		A0A8	C _{in}	5	pF	4
		\overline{G} , \overline{RAS} , \overline{CAS} , \overline{W}		7]	
I/O Capacitance (CAS = VIH to Di	sable Output)	DQ0-DQ3	Cout	7	pF	4

NOTES:

- All voltages referenced to V_{SS}.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C and -40 to +85°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	bol		1256A-70 4256A-70		1256A-80 4256A-80		1256A-10 4256A-10	11	Natas
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	130		150	_	180	_	ns	5
Read-Write Cycle Time	^t RELREL	tRMW	185		205		245	_	ns	5
Fast Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	55	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRMW	95	_	100	_	115		ns	
Access Time from RAS	^t RELQV	t _{RAC}	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	tCELQV -	tCAC		20	_	20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	35	_	40	_	50	ns	6, 9
Access Time from CAS Precharge	^t CEHQV	^t CPA		35	_	40	_	50	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50	_	60	_	70		ns	
RAS Pulse Width	†RELREH	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20		25		ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	^t CELREH	^t RHCP	35		40		50	_	ns	
CAS Hold Time	†RELCEH	^t CSH	70	_	80	_	100	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	tRELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	tRELAV	t _{RAD}	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5		10	-	ns	
CAS Precharge Time	^t CEHCEL	^t CPN	10	T -	10	_	15	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	^t CEHCEL	^t CP	10	_	10		10	_	ns	
Row Address Setup Time	t _{AVREL}	tASR	0	_	0		0	-	ns	
Row Address Hold Time	^t RELAX	tRAH	10		10		15		ns	

(continued)

NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq $t_{A} \leq$ 70°C and -40 to +85°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. t_{OFF} (max) and/or t_{GZ} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Syml	ool	MCM514256A-70 MCM51L4256A-70			256A-80 4256A-80		MCM514256A-10 MCM51L4256A-10		Notes
Farameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Hotes
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	[†] CELAX	^t CAH	15		15		20	_	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	t _{AR}	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	^t AVREH	tRAL	35	_	40		50		ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0		ns	
Read Command Hold Time	^t CEHWX	^t RCH	0	_	0	<u> </u>	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15		15		20		ns	
Write Command Hold Time Referenced to RAS	^t RELWH	tWCR	55	_	60	_	75		ns	
Write Command Pulse Width	twLwH	tWP	15	_	15	_	20		ns	
Write Command to RAS Lead Time	^t WLREH	^t RWL	20	_	20	_	25		ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	20		20		25		ns	
Data in Setup Time	^t DVCEL	tDS	0	_	0	_	0		ns	14
Data in Hold Time	^t CELDX	^t DH	15		15	_	20		ns	14
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	55		60		75		ns	
Refresh Period MCM514256A MCM51L4256A	^t RVRV	^t RFSH		8 64		8 64		8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		0		ns	15
CAS to Write Delay	tCELWL	tCWD	50	_	50	_	60	_	ns	15
RAS to Write Delay	^t RELWL	^t RWD	100		110		135	_	ns	15
Column Address to Write Delay Time	^t AVWL	tAWD	65		70		85	_	ns	15
CAS Precharge to Write Delay	^t CEHWL	tCPWD	65	_	70	_	85	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15	_	15	-	20	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	†RPC	0		0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	tCEHCEL	^t CPT	40	_	40		50		ns	
RAS Hold Time Referenced to G	^t GLREH	tROH	10	_	10	_	20	_	ns	
G Access Time	tGLQV	tGA	T —	20	1 –	20	<u> </u>	25	ns	
G to Data Delay	tGLHDX	tGD	20	_	20	1 –	25		ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbb{G}}$	tGHQZ	tGZ	0	20	0	20	0	25	ns	10
G Command Hold Time	tWLGL	t _{GH}	20		20		25		ns	

NOTES:

- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.
- 15. t_{WCS}, t_{RWD}, t_{CWD}, t_{CPWD}, and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{CPWD} ≥ t_{CPWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE -t_{RP} - ^t RAS RAS t_{CSH} -t CRP - ^t RSH ^tRCD -tcas t RAL -^t CAH t ASC ^t ASR COLUMN ADDRESS ROW ADDRESS ADDRESSES VIH t CWL - twch t wcs ^t wcr ^t RWL ^tDHR - t_{DH} t DS ► $_{ m DQ0-DQ3} \begin{array}{c} { m V_{IH}} \ - \\ { m V_{IL}} \end{array}$ VALID DATA IN HIGH Z -

MOTOROLA

G CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE




MCM514256A • MCM51L4256A

MOTOROLA

FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




MOTOROLA


FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W, G, and A0-A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



MOTOROLA 12

DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{\text{CAS}}$), and column address strobe ($\overline{\text{CAS}}$), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This gate feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (tpah) specification is met (and defines tpcD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are two other variations in addressing the 256K×4 RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of trans and transfer respectively, to complete the read cycle. W must remain high throughout the cycle, and for time transfer transfer RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of transfer to precharge the internal device circuitry for the next active

cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the \overline{CAS} or \overline{G} clock transitions to inactive, the output will switch to High Z, toff or toff after the inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data In (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data out buffers disabled, effectively disabling \overline{G} .

A late write cycle (referred to as \overline{G} controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (transition) transition active transition, (transition) transition active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate—see note 15 of AC operating conditions table. Parameters transition active transition but cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K×4 dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum tCP, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tPC or tPRWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when RAS

MOTOROLA

transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256A require refresh every 8 milliseconds while refresh time for the MCM51L4256A is 64 milliseconds...

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256A and 124.8 microseconds for the MCM51L4256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256A and 64 milliseconds on the MCM51L4256A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of **eight CAS before RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Commercial Temperature Range 0 to 70°C


Full Part Numbers—	MCM514256AP70	MCM514256AJ70	MCM514256AJ70R2	MCM514256AZ70
	MCM514256AP80	MCM514256AJ80	MCM514256AJ80R2	MCM514256AZ80
	MCM514256AP10	MCM514256AJ10	MCM514256AJ10R2	MCM514256AZ10
	MCM51L4256AP70	MCM51L4256AJ70	MCM51L4256AJ70R2	MCM51L4256AZ70
	MCM51L4256AP80	MCM51L4256AJ80	MCM51L4256AJ80R2	MCM51L4256AZ80
	MCM51L4256AP10	MCM51L4256AJ10	MCM51L4256AJ10R2	MCM51L4256AZ10

Industrial Temperature Range -40 to +85°C

MCM514256APC70	MCM514256AJC70	MCM514256AJC70R2	MCM514256AZC70
MCM514256APC80	MCM514256AJC80	MCM514256AJC80R2	MCM514256AZC80
MCM514256APC10	MCM514256AJC10	MCM514256AJC10R2	MCM514256AZC10
MCM51L4256APC70	MCM51L426AJC70	MCM51L426AJC70R2	MCM51L4256AZC70
MCM51L4256APC80	MCM51L426AJC80	MCM51L426AJC80R2	MCM51L4256AZC80
MCM51L4256APC10	MCM51L426AJC10	MCM51L426AJC10R2	MCM51L4256AZC10

NOTE: Low Power Industrial Temperature SOJ device part numbers are one character shorter than corresponding PDIP or ZIP part numbers.

PACKAGE DIMENSIONS



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI DIMENSIONING AND TOLERANGING FEB ON Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
 DIMENSION "BY DOES NOT INCHIDE MOID.


- 4. DIMENSION "B" DOES NOT INCLUDE MOLD

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	24.39	24.89	0.960	0.980
В	7.12	7.49	0.280	0.295
С	3.69	4.44	0.145	0.175
D	0.39	0.55	0.015	0.022
E	1.27	BSC	0.050	BSC
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100	BSC
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62	7.62 BSC		BSC
М	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA MCM514256A • MCM51L4256A

J PACKAGE 300 MIL SOJ **CASE 822-03**



	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	17.02	17.27	0.670	0.680	
В	7.50	7.74	0.295	0.305	
C	3.26	3.75	0.128	0.148	
D	0.39	0.50	0.015	0.020	
E	2.24	2.48	0.088	0.098	
F	0.67	0.81	0.026	0.032	
G	1.27	BSC	0.050 BSC		
Н		0.50		0.020	
K	0.89	1.14	0.035	0.045	
L	2.54	BSC	0.100	BSC	
M	0°	10°	0°	10°	
N	0.89	1.14	0.035	0.045	
Р	8.39	8.63	0.330	0.340	
R	6.61	6.98	0.260	0.275	
S	0.77	1.01	0.030	0.040	

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 2. OUMENSION A & B DO NOT INCLUDE MOLD PROTRUSION, MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006) PER SIDE.
- PEH SIJE.

 4. DIM R TO BE DETERMINED AT DATUM -T-.

 5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6,7,8,19,20, & 21 ARE NOT USED.

 6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.

Z PACKAGE PLASTIC ZIG-ZAG IN-LINE CASE 836-02



	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX_	
Α.	25.53	25.90	1.005	1.020	
В	8.59	8.89	0.338	0.350	
C	2.75	2.94	0.108	0,116	
D	0.45	0.55	0.018	0.022	
G	1.27	BSC	0.050 BSC		
Н	2.44	2.64	0.097	0.103	
J	0.23	0.33	0.009	0.013	
K	3.18	3.55	0.125	0.140	
L	0.64	BSC	0.025	BSC	
М	0°	4°	0°	4°	
R	0.89	1.39	0.035	0.055	
S	9.66	10.16	0.380	0.400	

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION H TO CENTER OF LEAD WHEN FORMED PARALLEL
- 4. DIMENSIONS A, B, AND S DO NOT INCLUDE MOLD PROTRUSION.
- 5. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25(0.010).
- 6. 836-01 OBSOLETE, NEW STANDARD 836-02.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MOTOROLA

024569 🗸 💄

MCM514256A • MCM51L4256A

A23028-2 PRINTED IN USA 6/91 IMPERIAL LITHO 79815 12,000 MEM MOS YHAAAA