SHARP SERVICE MANUAL

CODE: 00ZPC6220SM-E



PERSONAL COMPUTER

MODEL PC-6220

OPTION: CE-621NK CE-621A CE-621B CE-621EV CE-621F

CONTENTS -

CHAPTER 1. Out line of the PC-62201
CHAPTER 2. Disassembly and assembly
CHAPTER 3. System block diagram12
CHAPTER 4. Theory of operation15
CHAPTER 5. HDD
CHAPTER 6. LCD
CHAPTER 7. Power supply unit
CHAPTER 8. Keyboard (CE-621NK)46
CHAPTER 9. Description of LSIs
CHAPTER 10. CRT I/F UNIT (CE-621A)
CHAPTER 11. Add-on Battery pack (CE-621EV)
CHAPTER 12. 3.5 inch FDD unit (CE-621F)
CHAPTER 13. Circuit diagrams and PWB layouts
Parts Guide

SHARP CORPORATION

This document has been published to be used for after sales service only. The contents are subject to change without notice. _____

· · · ·



CHAPTER 1. OUTLINE OF THE PC-6220

1-1. Features

1) Equipped with a 20MB hard disk as a standard component.

The PC-6220 is equipped with a 20MB hard disk as a standard component.

This is great enough for salesmen to store customer information and product information and for busy business men to store conference materials, reports, and other information, allowing them to be retrieved at once when needed.

World's lightest, thinnest (letter size) book type personal computer with HDD.

The PC-6220 is in letter size (11.0"W x 8.5"W x 1.4"H/279mm Wide x 216mm Deep), smaller than A4 size. Its thickness is only 34mm, and the volume is approx. 60% of the conventional note size personal computers with FDD. It can be put in a half side of an attache case, and even in a clutch bag. Its light weight (2kg) and the battery drive system allows easy carrying in business trip.

6) System configuration

3) Black-and-white TST LCD with backlight

The black-and-white Triple Super Twist Liquid Crystal Display (TST LCD) with back light (side light) gives clear screen in 16 gradations, allowing to be used in a hotel room or other insufficiently illuminated place.


The screen size is greater than any other conventional note size personal computers and displays more lines of characters. (PC-6220: 640 x 480 dots)


4) MODEM, memory and other built-in options available

Built-in options are available such as a MODEM board (2400bps, class 5), CRT interface. Max. 2MB additional memory can be added (total 3MB) without extending the external dimensions.

5) The expansion units (option) provide as high a level of expansion as laptop PC's of higher class.

The combination with expansion units (option) such as a 3.5 inch FDD and expansion slot (AT spec. half and full size card), provides as high a level of expansion as laptop PC's of higher class. This allows to use a variety of PC/AT peripheral devices and to connect with a host computer, forming a LAN system.





a para se da

KEYBOARD:

INTERFACE:

IBM 101/102 like keyboard layout 79 keys (US layout) 80 keys (UK/German layout)

Selectable

taneously.

Hardware switch.

- Integrated numeric keypad
- 'Set Up' key for Setup screen
- Fn key for special function ٠
- 12 programmable function keys
- 19mm pitch (type writer key part), 2mm ٠ stroke

LCD/CRT

LCD and CRT can not be used simul-

Alternative use with MODEM card.

mode

by

 $\lambda \leq 1$

Detachable structure for installing inter-٠ nal options. (Co-processor, RAM cards)

Serial (RS-232C) x 1

- D-sub 9 pin male connector
- Baud rate, data bits, stop bits and parity are selectable in Setup screen. Parallel (centronics) x 1
- Specialized 26 pin connector
- With conversion adaptor to D-sub 25 pin female standard connector



D-sub 9 pin connector

Specialized 26 pin con-

Specialized 10 pin con-

2 conductor phone jack

		Numeric keypad x 1 (CE-621NK) Optional Numeric keypad can be con-	2) Mecha		
		nected.	CONNECTO	DRS: External connectors for:	
	SLOT/CONNECTOR:	 1 slot for internal options Optional MODEM card or CRT adaptor can be connected. 		Serial interface: Parallel interface:	D-sub 9 pin connecto Specialized 26 pin
		2 slots for RAM cards Optional 1M byte RAM cards can be 		Numeric keypad:	nector Specialized 10 pin nector
		connected. 1 Expansion connector • Optional 3.5" FDD unit or Expansion unit can be connected.		AC adaptor: System expansion bus: Add-on-battery pack: Internal connectors for:	2 conductor phone ja 120 pin connector 4 pin connector
	POWER SUPPLY:	Ni-Cd battery Rechargeable and replaceable Rechargeable for the formula 	×	Modern card or CRT adaptor: RAM card x 2;	68 pin connector 50 pin connector
		 9.6 V, 11.5 WH 2 hours fast charging in charge mode and trickle charging while operating. AC adaptor Input: 100V – 240V AC 50/60Hz Output: 15V DC AC cord is detachable from AC adaptor. Add-on batery pack (optional) (CE-621EV) Rechargeable with AC adaptor for main unit. 		Power switch (seesaw switch LCD standard/reverse screer LCD/CRT select switch (slide Speaker controll switch Switch on the main PWB BUZZER ON/OFF HIGH BUZZER Volume swich HIGH LCD contrast adjust volume (n) n switch 9slide switch) n switch) H/LOW rotary volume)
		 3.5 hours fast charging in charge mode and tricle charging while operating. 	LEDS:	LCD brightness adjust volum Power indicator (green or ora Low battery indicator (red)	
	BATTERY LIFE:	 Only with internal battery: 1.7H Hard disk access 10%, backlight midium, without options. With internal battery and add-on battery: 4.7H Hard disk access 10%, backlight midium, without options. 	DIMENSION	Charge indicator (green) FDD indicator (green) HDD indicator (green) Caps lock indicator (green) Num lock indicator (green) Scroli lock indicator (green)	
	POWER SAVE FUNCTIO	· ·		8.5"(D) x 11.0"(W) x 1.4"(H) 216mm(D) x 279mm(W) x 34	mm(H)
		 Standby mode Hard disk drive: Spindle motor off Backlight: Backlight timeout 	WEIGHT:	2 Kg (4.4 lbs) (Including battery, excluding <i>i</i>	AC adaptor)
	LOW BATTERY ALARM:	1 st-step: With the battery in the normally charged state, LOW BATTERY in- dicator remains off.			
5 5 7		 2nd-step: When the battery is more than roughly 90% discharged, LOW BATTERY in- dicator turns red and an alarm beeps for about 15 seconds. 3rd-step: After LOW BATTERY indicator blinking and an alarm beeping for about 30 seconds, the system will shut off the 			
	CHARGING INDICATOR:	power automatically.			
		Main unit: CHARGE indicator blinks while the battery is being charged, and il- luminates when the battery is at least 90% charged. Add-on battery pack:			
	,=,	CHARGE indicator blinks while the <u>battery is being charged, and il-</u> luminates when the battery is at least 70% charged.			<u></u>

Typ. 7 W (without options)




Fig.1-3

b) UK version





Fig.1-4

.

c) German version







3) Software

OPERATING SYSTEM:	 MS-DOS 4.01 Including SHELL 1.01 Compressed and stored in Mask ROM MS-DOS must be installed into Hard Disk when initializing the system. Language: English
BUILT-IN SOFTWARE:	 LAP-LINK 2.16 self install version Stored in Mask ROM With connecting cable (To serial D-sub 9 or 25 pin connector) Language: English
4) Operational and	storage range
Operational range:	50 to 95 degrees F 10 to 35 degrees C 20 to 80% humidity (Non-condensing)
<i></i>	

Storage range: -4 to 140 degrees F -20 to 60 degrees C 10 to 90% humidity (non-condensing)

1-3. Software description

1) BIOS

The BIOS of the PC-6220 is included in a 1MBit one-time ROM.

The system BIOS and the video BIOS are stored in the ROM and attached to a separate PWB other than the main PWB.

Special function of the BIOS in PC-6220 are described below:

1-1) Power saving

The PC-6220 is equipped with three levels of power saving.

- Display power saving
- ② Hard disk power saving
- ③ System power saving

These power saving functions are performed with the time-out values set by SETUP. The system power saving can be also executed by key input. Some application software may not work correctly with system power saving function. If there are any problems in the power saving function, Please disable the function by SET_UP.

1-2) Automatic setting of hardware

The PC-6220 hardware setting is performed for the following items.

- ① Built-in VGA mode setting
- ② Display adapter setting
- ③ Each device I/O port setting
- ④ FDD/HDD assignment
- ⑤ Built-in memory setting

The following items are automatically detected and proper settings are made automatically.

- ① FDD presence
- ② FDD type
- ③ HDD type
- ④ Main memory and expansion memory capacity

When no FDD is connected, BIOS level emulation is performed. Then the machine works as if two FDDs are connected without disk insertion.

1-3) ROM disk

To use ROM disk, set Drive C to ROM disk in hardware installation.

With the ROM disk, only the following three items can be executed.

- ① MS-DOS installation
- ② Diag. program execution
- ③ Setup execution

1-4) Special functions with key operation

- · SETUP key : "SET UP" 0DH character line is displayed.
- CTRL + ALT + SETUP : Setup program execution
- · Fn + SETUP : Displayed pallet number change
- (Fn + PAUSE) : System power saving execution/return (CTRL + ALT + PAUSE)
- CTRL + ALT + ↑ : CPU clock UP (6 → 7.16 → 12 MHz)
- CTRL + ALT + \downarrow : CPU clock down (12 \rightarrow 7.16 \rightarrow 6MHz)

2) Setup

2-1) Setup procedure

There are following two procedures for entering the setup mode.

- ① Execute SET UP command of MS DOS.
- Press CTRL + ALT + SETUP keys while the system is operating. This procedure is effected by the key interruption. When, therefore, the control exits from the setup mode, the system is rebooted.



2-2) Setup contents

© Clock Time setting of the real time clock is made in Hour/Minute/ Second/AM or PM and Year/Month/Day. The days of the week are automatically set.

ne sie ne paieren n

O Display

This setup is made for the built-in VGA.

- ☆ Cursor type: Underline/Under bar/Block Set the cursor from when booting the system or when changing the video mode.
- ☆ LCD mode: Standard/Expanded Set the LCD screen displayed size when booting the system or when changing the video mode.
- O Keyboard

This setup is made for the keyboard.

- ☆ NUM LOCK: ON/OFF NUM LOCK state at booting is set.
- ☆ CAPS LOCK: ON/OFF CAPS LOCK state at booting is set.
- ☆ SCROLL LOCK: ON/OFF SCROLL LOCK at booting is set.
- ☆ Repeat rate: Standard/Fast Keyboard repeat rate at booting and after setup is set.
- © Serial I/O

Serial I/O at booting and after setup is set.

- ☆ Internal SIO
 Baud rate: 9600 110
 Data bits: 8/7
 Stop bits: 2/1
 Parity bits: None/Odd/Even
 Various settings of built-in SIO are performed.
- ☆ Optional SIO

Baud rate: 9600 ~ 110 Data bits: 8/7 Stop bits: 2/1 Parity bits: None/Odd/Even Optional SIO (Modem card) settings are performed.

Setup default parameters

O Power saving

The following power saving functions are set.

☆ Display timeout: 1 ~ 10 minutes/Always ON When the keyboard has not been pressed and no disk drives have not been accessed for the specified period, the display unit goes into the low power mode.

(หาวงชวะโองคูโ) (

- ☆ System timeout: 1 ~ 10 minutes/Always ON When the keyboard has not been pressed and no disk drives have not been accessed for the specified period, the system is temporarily stopped goes into the standby mode.
- The power consumption in system timeout is lower than display timeout.
- ☆ HDD timeout: 30 sec ~ 10 minutes/Always ON When the hard disk has not been accessed for the specified period, the hard disk motor is stopped to cut power consumption.
- System configuration
 System settings are performed.
 - A QUICK BOOT: ON/OFF
 - Memory check and other time-consuming checks are skipped and only minimum system checks are made for quick boot of the system.
 - ☆ SPEED KEY : ENABLE/DISABLE Used to set enable/disable of changing the CPU speed by the keyboard operation.
 - ☆ STANDBY KEY: ENABLE/DISABLE Used to set enable/disable of transition to the system power saving mode by the keyboard operation.
 - ☆ CPU SPEED: 12/7.16/6 MHz Used to set the CPU clock speed at booting and after setup. Since AT bus clock is also changed at this setting, the bus clock is also displayed.

	Clock	Poi	wer Saving		-Serial I/O
ime: 2:07:06 p.m	1.	Display Timeout:	1 minute	Standard SIO	
ate: TUE MAY 0	8, 1990	HDD Motor Off:	1 minute	Baud Rate:	9600
		System Timeout:	Always ON	Data Bits:	8
	Display			Stop Bits:	1
		System	Configurations	Parity:	None
ursor Type:	Underline				
CD Mode:	Standard	CPU Speed:	12MHz	Optional SIO	
		BUS Speed:	6MHz	Baud Rate:	9600
	Keyboard	Quick Boot:	On	Data Bits:	8
		Standby Key:	Enable	Stop bits:	1
aps Lock:	Off	Speed Key:	Enable	Parity:	None
um Lock:	Off			-	
croll Lock:	Off				
epeat Rate:	Fast				



3) Hardware installation

3-1) Hardware installation procedure

There are three procedures for hardware installation.

- ① Perform hardware installation during user diagnosis.
- Press ENTER key when "Invalid Configuration Information" error, etc. occurs.
- ③ Press CTRL + ALT + SET UP keys during setup operation.

3-2. Hardware installation

O Display configuration

- ☆ Display mode: VGA/EGA/CGA/MDA/HGC Used to set built-in VGA.
- ☆ Display adaptor: Internal VGA/CGA80/CGA40/MDA/Others Used to set the display adaptor state when the expansion box is connected. By this setting, the display adaptor can be used instead of the built-in VGA when the built-in VGA is not used and the expansion box is connected.
 - If the expansion box is not connected, the built-in VGA is used regardless of this setting.
- O Drive assignment

☆ Drive A: Optional 3.5"FDD External 5.25"FDD

☆ Drive B: External 5.25FDD" Optional 3.5"FDD Used to set FDD assignment. When the expansion FDD is not connected, the option FDD is assigned to Drive A regardless of this setting.

☆ Drive C: Internal HDD ROM disk

☆ Drive D: None Internal HDD

Used to set the internal HDD and ROM disk assignment and to set the booting drive assignment when FD is not inserted.

O I/O configuration

Used to set hardware I/O port.

- Parallel Port: PORT1/PORT2/DISABLE Used to set port address of the internal parallel port.
- ☆ Internal SIO Port: PORT1/PORT2/DISABLE
- ☆ Optional SIO Port: PORT1/PORT2/DISABLE Used to set SIO port address.
- ☆ ROM disk I/O port: 1?8H ~ 1?BH (?: 0 ~ F) Used to set I/O port address used by the ROM disk. ROM disk port address is effective even though ROM disk is set to NONE.

ROM disk I/O port address may be changed to prevent butting when a card is inserted into the expansion box.

☆ EMS I/O port: 2?8H ~ 2?BH (?: either of 0, 1, 4, 5, 6, A, B, E) EMS I/O port is effective even though EMS is not used. EMS port address may be changed to prevent butting when a card is inserted into the expansion box.

O Memory configuration

For memory setting, commercially available memory can be used for the expansion box. Therefore, the user must register the size of internal memory connected currently.

☆ Internal memory size: XX MB 1 ~ 3MB

The user must register the total size of Sharp memory. Each memory capacity is assigned and displayed according to this total memory.

☆ Boundary address: XXXXXXXH

Used to set boundary of releasing memory address to the expansion box. According to this value, the sizes of 1Mb memory and EMS memory are determined.

 $\ensuremath{\bigstar}$ With the above items, the following items are displayed.

O Main memory : 640KB

Main memory capacity is displayed. It is fixed to 640KB.

© Extended memory: XXXXX KB (XX.X MB) The memory capacity over 1MB is displayed. Memory in the expansion box is not displayed. Only Sharp memory is displayed.

© Expanded memory: XXXXX KB (XX.X MB) EMS memory capacity is displayed. Memory in the expansion box is not displayed. Only Sharp memory is displayed.

Disabled memory: XXXXX KB Depending on the memory boundary set value, 256KB memory may be disabled.

4) Others

4-1) Default values of hardware installation and setup

To reset parameters of hardware installation and setup to the default values, press CTRL + SPACE keys. Then the displayed parameters will be reset to their default values. To reset all the parameters, press CTRL + SPACE keys for each of hardware installation and setup screens. Data and Time, however, will not be reset to the default values.

4-2) Starting ROM disk

Press CTRL + ALT + SETUP keys and perform setup. While setup is executed, press CTRL + ALT + SETUP keys again, the set goes into hardware installation.

Then set drive C to ROM disk, and drive D to hard disk, and start the set again.

4-3) When the screen is not clear on starting

The PC-6220 stores the pallet value on power off. Therefore, some pallet value setting just before power off may result in unclear screen. In this case, press Fn + SETUP.



1-4. BIOS POST (Power On Self Test) check

Error detection and report

When the system is started, BIOS POST program is executed.

In POST, operations of the system RAM interruption and various devices including peripheral devices are checked. The operation checks are classified into two groups according to error report.

- 1) Error report by I/O port 80h (MFG port) and beep sound
- 2) Error report by message displayed on the screen
- For the tests which use the I/O port 80h (MFG port) and beep sounds, the test items and the output data to the port 80h are shown in the following table.

For the test item with "NONE" in the column of Beep sound, the system does not stop. For the other test items, when any error occurs, beep sound is generated and the system is stopped.

(Note) Figures in the column of beep sound shows the number of beep. For example, "1-3-4" shows "1 beep sound, pause, 3 beep sounds, pause, and 4 beep sound."

es (Pércia e en Avbrida

Test items	PORT 80h	Beep sound
CPU register test	01h	None
RTC RAM read/write test	02h	1-1-3
BIOS ROM check sum test	03h	1-1-4
System timer (8254) test	04h	1-2-1
DMAC initializing test	05h	1-2-2
DMA page register test	06h	1-2-3
RAM refresh test	08h	1-3-1
First 64KB system RAM test start	09h	None
First 64KB RAM plural data lines error	0Ah	1-1-1
First 64KB RAM control logic error	0Bh	1-3-4
First 64KB RAM address line error	0Ch	1-4-1
First 64KB RAM parity test	0Dh	1-4-2
First 64KB RAM data line error (BIT0)	10h	2-1-1
First 64KB RAM data line error (BIT1)	11h	2-1-2
First 64KB RAM data line error (BIT2)	12h	2-1-3
First 64KB RAM data line error (BIT3)	13h	2-1-4
First 64KB RAM data line error (BIT4)	14h	2-2-1
First 64KB RAM data line error (BIT5)	15h	2-2-2
First 64KB RAM data line error (BIT6)	16h	2-2-3
First 64KB RAM data line error (BIT7)	17h	2-2-4
First 64KB RAM data line error (BIT8)	18h	2-3-1
First 64KB RAM data line error (BIT9)	19h	2-3-2
First 64KB RAM data line error (BITA)	1 Áh	2-3-3
First 64KB RAM data line error (BITB)	1Bh	2-3-4
First 64KB RAM data line error (BITC)	1Ch	2-4-1
First 64KB RAM data line error (BITD)	1Dh	2-4-2
First 64KB RAM data line error (BITE)	1Eh	2-4-3
First 64KB RAM data line error (BITF)	1Fh	2-4-4
Slave DMAC register test	20h 21h	3-1-1
Master DMAC register test		3-1-2
Master interrupt mask register test Slave interrupt mask register test	22h	3-1-3
	23h 25h	3-1-4 None
Interrupt vector setting Keyboard controller test	250 27h	None 3-2-4
RTC RAM power check sum test	2711 28h	None
RTC RAM power check sum test	29h	None
Display memory (VRAM) test	2Bh	3-3-4
Display initialization test	2Ch	3-3-4
Display line signal test	2Dh	3-4-2
Display ROM searching	2Eh	Nоле
Display test complete	30h	None
Monochrome display allowed to use	31h	None
Color display (40 columns) allowed to use		None
Color display (80 columns) allowed to use		None

Hardware installation

Displ	ay Configuration	Dri	Drive Assignment		
Display Mode:	VGA Mode	Drive A:	External 3.5" FDD		
Display Adaptor:	Internal VGA	Drive B:	External 5.25" FDD		
		Drive C:	Internal HDD		
		Drive D:	None		
l/Q	Configuration	Memo	ry Configuration		
Internal Serial Port:	Port 1	Internal memory Size:	1 MB		
Optional Serial Port:	Port 2	Boundary Address:	110000h		
Internal Parallel Port:	Port 1				
		* Main Memory:	640 KB		
ROM Disk I/O Port:	1C8h-1CBh	* Extended Memory:	64 KB		
EMS I/O Port:	218h-21Bh	* Expanded Memory:	320 KB		
		* Disabled memory:	0 KB		
1. Position Cursor using curse	or keypad	2. Press Space Bar	3. Press Set-Up Key to exit		



CHAPTER 2. Disassembly and assembly

2-1. Precautions

Before disassembly, remove the AC adaptor and the built-in Ni + cad battery. A precise screwdriver is required for disassembly.

Since some screws and component parts are very small, tidy up the work table and be sure not to lose the components.

2-2. Keyboard section

Disassembly

- 1) With the LCD section closed, remove the two black screws at the bottom. (Fig. 2-1) (Screw: a)
- Open the LCD section, pull the function keys side of the keyboard towards you, unlock the connector of keyboard on the main P.W.B. keyboard and remove the FPC.





Fig. 2-1




Assembly

 Attach the keyboard to the set by reversing the disassembly procedure. Be sure to fully insert the FPC cable of the keyboard and lock the connector.

2-3. Upper/lower cabinet disassembly

Disassembly

- 1) Remove the keyboard according to procedure 2-2.
- Remove screw which are fixing the upper cabinet and the main PWB. (Fig. 2-3) (Screw: c)





 Remove the connector covers. (4 covers: Key pad, battery, expansion bus, parallel)

Keep the RS-232C cover open.

- 4) Close the LCD section and place the set upside down.
- 5) Remove the four rubber cushions fixed to the bottom by duplex tape. Then remove the four screws which are fixing the lower cabinet and the upper cabinet. (Fig. 2-1) (Screw: b)
- 6) Remove the screw at the back. (Fig. 2-4)




Fig. 2-4

Fig. 2-2

- 7) Remove the engagement section of the upper and lower cabinets. Since the upper and lower cabinets are connected with LCD cables, etc., place the set as shown in Fig. 2-5 and remove the
- connectors.

-PC-6220




Fig. 2-5

Assembly


- 1) Assemble the upper and lower cabinets by reversing the disassembly procedures.
- 2) Attach the keyboard to the set.

2-4. Hard disk replacement

Since the hard disk is a precision device, be careful handling it. Especially when it is removed from the set, it is easily susceptible to electrostatics and vibrations.

Disassembly

- 1) Remove the keyboard.
- Separate the upper cabinet from the lower cabinet.
- 3) Remove the three screws (H) which are fixing the hard disk unit.





4) Unlock the connector of hard disk on the main P.W.B. and carefully remove the FPC.

Handle the power cable with care. If disassembly is difficult because of the power cable, remove the power unit and disassemble.

Installation and Annabas and

- 1) Install the hard disk by reversing the disassembly procedure.
- 2) The fixing screw of the hard disk may be easily damaged by excessive tightening. So, slowly turn it until it stops and carefully tighten it.
- Attach the upper and lower cabinets to the set.
- 4) Attach the keyboard to the set.

2-5. Power unit

Disassembly

- 1) Remove the keyboard.
- 4.5.222 2) Separate the upper cabinet from the lower cabinet.
- 3) Remove the screw (P) which is fixing the power unit, then remove the power unit. 医异子口 医内外 Remove the two connectors. (Fig. 2-6) When it is difficult to remove the connectors, remove the hard disk
- first.

3.4. Installation

- 1) Install the power unit by reversing the disassembly procedure.
- 2) Attach the upper and lower cabinet to the set.
- 3) Attach the keyboard to the set.

2-6. Main PWB

Disassembly

- 1) Remove the keyboard.
- Separate the upper cabinet from the lower cabinet.
- 3) Remove the hard disk unit and the power unit.
- 4) Remove the ROM PWB.
- 5) Remove the buzzer connector.
- 6) Remove the four screws (M).




Fig. 2-7



- 7) With the main PWB hanging in the air, unlock the connector of the key pad on the soldering surface of the PWB, and remove the FPC.
- Note: When treating the main PWB, be careful to electrostatics. When soldering is performed, be sure to clean and remove soldering dust from the PWB surface. Then install the PWB.

Installation

- Install the PWB by reversing the disassembly procedure. The fixing screw of the lower cabinet may be easily damaged by excessive tightening. So, slowly turn it until it stops and carefully tighten it.
- 2) Install the hard disk unit and the power unit.
- 3) Attach the ROM PWB.
- 4) Attach the upper and lower cabinets.
- 5) Attach the keyboard to the set.

2-7. LCD section and upper cabinet

Disassembly

<Caution>

For disassembly of the LCD unit, be sure to follow the procedure below. If not, the cabinet may be damaged.

- 1) Remove the keyboard. (See procedure 2-2.)
- 2) Separate the upper cabinet from the lower cabinet. (See procedure 2-3.)
- 3) Remove the four screws which are fixing the tilt mechanism.




Fig. 2-8

 Move a tilt mechanism to the center with a screwdriver, and remove it upwards.

Then remove the other tilt mechanism in the same manner.




Fig. 2-9

 Operate the LCD release lever, unfix the upper cabinet and the LCD section, and separate the upper cabinet from the LCD section.

In this case, be careful not to damage two LCD cables. Though this procedure can be performed without removing the open sensor switch in the LCD section, it is advisable to remove it in advance to protect the cable from being damaged.

Installation

1) Install the upper cabinet and the LCD section by reversing the disassembly procedure.

When installing the tilt mechanism, set the shaft horizontally in parallel to the angle bottom and insert into the LCD section. (Fig. 2-10)




Fig.2-10

- 2) Attach the upper and lower cabinets to the set.
- 3) Attach the keyboard to the set.


2-8. LCD section

Disassembly

<Caution>

For disassembly of the LCD unit, be sure to follow the procedure below. If not, the cabinet may be damaged.

- 1) Remove the keyboard. (See procedure 2-2.)
- 2) Separate the upper cabinet from the lower cabinet. (See procedure 2-3.)
- 3) Remove the upper cabinet. (See procedure 2-7.)
- Remove the four rubber cushions fixed with duplex tape on the LCD section, and remove the four screws which were covered by the four rubber cushions. (Fig. 2-11)



- PC-6220
- 5) Remove the front and rear cabinets of the LCD section. The pawl
- which is fixing the cabinets is shown with (+) in Fig. 2-11.
- 6) Remove the fixture which fixes the LCD section and the body.
- 7) Remove the reflection plate of the backlight.
- 8) Remove the fixing screws and the connectors of the illumination control PWB and the backlight convertor PWB, and remove the PWB's.

Assembly,

- ing the left in tage 1) Assemble the LCD unit by reversing the disassembly procedure.
- Carefully check that there is no fingerprint on the LCD section. If
- there is, clean with a cloth and alcohol. The cloth must be fine and smooth, such as glass wiper cloth.
- 2) Attach the upper cabinet to the set.
- 3) Attach the lower cabinet to the set.
- 4) Attach the keyboard to the set.

CHAPTER 3. System block diagram

internationalitation

17 - 18 - F


11.00


10.00

- 16 e



ai ca






-13 -

C-622







CHAPTER 4. Theory of operation

4-1. Processor

4-1-1. CPU


This unit employs 12MHz version of 80C286 as the CPU, which operates at three speeds: 6MHz, 7.16MHz, and 12MHz. Its selection is possible at any time by writing into the port by the program.

One period from falling to next falling of a clock which is inputted to the CPU is called as "phase." There are two phases: phase 1 (ϕ 1) and phase 2 (ϕ 2). The CPU recognizes the next phase to the rising of a reset signal as phase ϕ 2, and repeats phase 1 and phase 2 alternately until the reset signal rises again.

The combination of $\phi 1$ and $\phi 2$ is called as "state." There are four states: status state (Ts), command state (Tc), idle state (Ti), and hold state (Th). Ts shows the cycle where the CPU is trying to make status signal (*S0, *S1) active. Tc shows the cycle where command signals (*MEMW, *MEMR, *IOW, *IOR, *INTA) are made active to perform data transmission. (The signals, however, are not always made active.) When the CPU make access to a device, a continuous state composed of one Ts called cycle and one or more Tc's. One cycle is executed by repeating the following steps.

- First, the CPU generates address.
- ② Then the CPU generates status signal which shows the cycle to be executed. (TS)
- ③ The system control LSI (SC9889A/B) decodes address and status and outputs the necessary control signals (command signal, select signal of memory and each device). (TC)
- ④ The SC9889B controls each buffer according to data transmission direction, and transmits data from the CPU/device to the device/CPU. (Tc)
- ⑤ After completion of transmission, the SC9889B returns the ready signal to the CPU and completes the cycle. (The last Tc)

Fig. 4-1 shows the outline of the cycle.



80C286 Description

Features

- Compatible with NMOS 80286
- Static CMOS Design for Low Power Operation
- ICCSB = 5mA Maximum
- ICCOP = 220mA Maximum (80C286-12)
- High Performance Processor (Up to 12 Times the 8086 Throughput)
- Large Address Space:
 - 16 Megabytes Physical
 - 1 Gigabyte Virtual per Task
- Integrated Memory Management, Four-Level Memory Protection and Support for Virtual Memory and Operating Systems
- Two 80C86 Upward Compatible Operating Modes:


- ▶ 80C286 Real Address Mode
- Protected Virtual Address Mode
- Compatible with 80287 Numeric Data Co-processor
- Wide Range of Clock Rates:
 DC to 12.5MHz (80C286-12)
- High Bandwidth Bus Interface (16 Megabyte/Sec)
- Available in 68 Pin PGA (Pin Grid Array) and PLCC (Plastic Leaded Chip carrier) Packages

Description

The Harris 80C286 is a static CMOS version of the NMOS 80286 microprocessor. The 80C286 is an advanced, high-performance microprocessor with specially optimized capabilities for multiple user and multi-tasking systems. The 80C286 has built-in memory protection that supports operating system and task isolation as well as program and data privacy within tasks. A 12.5MHz 80C286 provides nine times or more throughput than the standard 5MHz 8086. The 80C286 includes memory management capabilities that map 2³⁰ (one gigabyte) of virtual address space per task into 2²⁴ bytes (16 megabytes) of physical memory.

The 80C286 is upwardly compatible with 80C86 and 80C88 software (the 80C286 instruction set is a suparset of the 30C86/80C88 instruction set). Using the 80C286 real address mode, the 80C286 is object code compatible with existing 80C86 and 80C88 software. In protected virtual address mode, the 80C286 is source code compatible with 80C86 and 80C88 software but may require upgrading to use virtual address as supported by the 80C286's integrated memory management and protection mechanism. Both modes operate at full 80C286 performance and execute a superset of the 80C86 and 80C88 instructions.

The 80C286 provides special operations to support the efficient implementation and execution of operating systems. For example, one instruction can end execution of one task, save its state, switch to a new task, load its state, and start execution of the new task. The 80C286 also supports virtual memory systems by providing a segment-not-present exception and restartable instructions.






Table 4-1 80C286 Pin description

1. danah ser

Signal	Pin No.	1/0	Name and Function			
Vcc	30, 62	1	System power: +5V power supply.			
Vss	9, 35, 60	12 31-12 10	System ground: 0V			
RESET	29	((*)	System Reset clears the internal logic of the 80C286 and is active HIGH. The CPU may be reinitialized at any time with a LOW to HIGH transition on RESET which remains active for more than 16 system clock cycles. During RESET remains active, the output pins of the CPU enter the state shown below:			
$0 = \sum_{i=1}^{n} (i + i) = \sum_{i=1}^{n} (i +$			80C286 Pin State During Reset			
		i i si în	Pin Value Pin Names			
	į		1 (HIGH) S0, S1, PEACK, A23 – A0, BHE, LOCK 0 (LOW) M/IO, COD/INTA, HLDA 3-state OFF D15 – D0			
			Operation of the 80C286 begins after a HIGH to LOW transition of RESET. The HIGH to LOW transition of RESET must be synchronous to the system clock. Approximately 50 system clock cycles are required by the CPU for internal initializations before the first bus cycle to fetch a code from the power-on execution address is performed. A LOW to HIGH transition of RESET synchronous to the system clock will end a processor cycle at the second HIGH to LOW transition of the clock. The LOW to HIGH transition of RESET may be asynchronous to the system clock; however, in this case it cannot be predetermined which phase of the processor clock will occur during the next system clock period. Synchronous LOW to HIGH transitions of RESET are required only for systems where the processor clock must be phase synchronous to another clock.			
CLK	31	1	System Clock provides the fundamental timing for 80L286 systems. It is divided by two inside the CPU to generate the processor clock. The internal divide-by two circuitry can be synchronized to an external clock generator by a LOW to HIGH transition on the RESET input.			
D15-D0	51 - 36	1/0	Data Bus inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bus is active HIGH and floats to 3-state OFF during bus hold acknowledge.			
A23-A0	7, 8, 10 28 32 34	0	Address bus outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred pins D7-D0. A23-A16 are LOW during I/O transfers. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge.			
BHE	1	0	Bus High Enable indicates transfer of data on the upper bytes of the data bus, D15-D8. Eight-bit oriented devices assigned to the upper bytes of the data bus would normally use BHE to condition chip select functions, BHE is active LOW and floats to 3-state OFF during bus hold acknowledge.			
			BHE and A0 Encodings			
· .			BHE and AV Encodings			
	i					
			LHByte transfer on upper half of data bus (D15 – D8)HLByte transfer on lower half of data bus (D7 – D0)			
			H H Reserved			



	lefines th ctive LOV					
MID 67 O Memory-VO business Setter of the same set of the same same same set of the same same same same same same same sam						
M/ID GOD/INTA M/ID ST S0 Bus Cycle Initiated L L L L L L Herryt acknowledge L L L L H Reserved L L H L Herryt acknowledge L H H L Herryt acknowledge L H L H Herryt acknowledge L H L H Herryt acknowledge L H H L H Herryt acknowledge H L H H H Herryt acknowledge H L H H H Herryt acknowledge H H L H H Herryt acknowledge M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts, a cycle or a hait/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowledge GOD/INTA 66 O Code/Interrupt Acknowledge distinguishes instructon feth cycles. Tom memory data r						
Image: Second						
M/IO 67 O Memory-I/O Select distinguishes memory access from I/O cycle or an interrupt acknowledge. M/IO 67 O Memory-I/O Select distinguishes memory access from I/O cycle or an interrupt acknowledge. COD/INTA 66 O Code/normal code ge distinguishes interrupt acknowledge. ICCR 68 O Bus hold acknowledge. Ist from y access. Tor U cycles from the cycles from memory access. Tor U cycles. ICCR 68 O Bus hold acknowledge. Ist from y access. Tor U cycles from the cycles from memory data read acknowledge. INTR 57 I Interrupt acknowledge distinguishes instruction free activate activate acknowledge. Ist from the cycles from the cycles from memory data read acknowledge. INTR 57 I Interrupt Acknowledge distinguishes instruction free activate desplatibility by the "LOCK" instruction or activate acknowledge. INTR 57 I Interrupt acknowledge distinguishes instruction for access. If HIGH during Ts, access. Tor U/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. INTR 57 I Interrupt Acknowledge distinguishes instruction for the cycles from memory data read activate desplatibility by the "LOCK" instruction from the cycle from thot cycle from the cycle from the cycle from t						
L L L H H None; not a status cycle L H L H L If A1 = 1 then hait; else shutdown L H L H L H H H L H L H H Memory data write Memory data write L H H H L H H L Reserved H L H H H L H H None; not a status cycle H L H H L H H None; not a status cycle H H L H H L Reserved H H H H L H Reserved H Reserved M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HiGH during Ts, a cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowledge Cycle or a halt/shutdown cycle is a cycle for during bus hold acknowledge. COD/INTA </td <td></td>						
L H L H L If A1 = 1 then halt; eise shuldown L H L H L Memory data write L H L H L Memory data write L H L H H Memory data write L H L L L Reserved H L L L Reserved H L H H None; not a status cycle H H H L H Memory instruction read H H H H H Reserved M/IO 67 O Memory-I/O Select distinguishes memory access. from /O access. If HIGH during Ts. 2 cycle or a halt/shutdown cycle is in progress. MIO floats to 3-state OFF during bus hold acknowledge. Status cycles from memory data read Auring bus hold acknowledge distinguishes instruction fistch cycles. from memory data read Auso distinguishes interrupt acknowledge distinguishes are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 802/286 hardware during memory XCHG instructons, interrupt acknowledge. LOCK 68						
L H H H L Memory data write L H L H H None; not a status cycle H L L L Reserved H L L L Heserved H L L H Heserved H L H H U/O write H L H H Wered H H L H Heserved H H H L Hemory instruction read H H H H Heserved M/IO 67 O Memory-I/O Select distinguishes instruction for cycles or an interrupt acknowledge cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycles coD/INTA floats to 3-state OFF during bus hold acknowledge. CoD/INTA floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instructions, interrupt acknowledge viring bus hold acknowledge. DE/ENDY is an active LOW synchronous input requiring setup and hold times rela						
Image: Second	1					
M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts. c eycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowledge is in progress. MI/O floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data reaction fetch cycles from memory data reaction fetch cycles from the astatus cycle. ICOCK 68 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data reaction of a cycles in the cycles from the astatus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknowledge distinguishes. Instructions, interrupt acknowledge distinguishes are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknowledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring sup and hold times relation system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 1 Bus Hold Request and Hold Acknowledge control ot wnership of the 80C286 local bus. The acknowledge condition. The local bus with requiring activating HLDA and regaining control of bus. The active LOW and floats to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the request control is my sold acknowledge.						
M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts, a cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowledge is in progress. If LOW, an I/O cycle or an interrupt acknowledge. M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts, a cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data read Also distinguishes interrupt acknowledge. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the acknowledge. Instructions, interrupt acknowledge. Instructions, interrupt acknowledge. READY 63 O Bus Ready terrinities a bus cycle. Bus cycles are extended without limit until terrinited b LOW. READY is an active LOW synchronous input requiring setup and hold times relation system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Heady terrinities a bus cycle. Bus cycles are extended without limit until terrinities the system clock be met for correct operation. READY is ignored during bus hold acknowledge control ownership of the 80C286 local bus. The acknowledge control ownership of the 80C286 local bus. The bool bus will remain granted to the requesting master u becomes inactive which results in the 80C286 to suspend its current program execution and pending external request. Interrupt Requests are masked whenever the interrupt neable bit i word is cleared. When the 80C286 responds to an interrupt	ļ					
H L H H None; not a status cycle H H H L L Reserved H H H L L Reserved M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts, a cycle or a half-butdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowledge is in progress. If LOW, an I/O cycle or an interrupt acknowledge cycles from I/O cycles rom interrupt acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data realist distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus or the current bus cycle. The LOCK is active LOW and floats to 3-state OFF during bus hold acknowledge. Its timing is the same as M/IO. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus or the current bus cycle. The LOCK is active LOW and floats to 3-state OFF during bus hold acknowledge. HOLD 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relatis system clock be met for correct operation. READY is ignored during bus hold acknowledge.						
H H H L L Reserved M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HGH during Ts, a cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowled is in progress. M/IO floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data rea Also distinguishes interrupt acknowledge. Is timing is the same as M/IO. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknowledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW and floats to 3-state OFF and the 80C286 local bus. The acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 be suspend its current program execution and pending external request. Interrupt request are masked whenever the interrupt enable bit in word is cleared. When the 80C286 to suspend its current program execution and pending external request. Interrupt request to that identifies the source of the interrupt request, it performs two acknowledge bus cycles to read an 8						
M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts, a cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowled is in progress. M/IO floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data rea Also distinguishes interrupt acknowledge. Its timing is the same as M/IO. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknowledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge condition. READY is ignored during bus hold acknowledge condition. READY is ignored during bus hold acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit in word is cleared. When the 80C286 for an interrupt request, it performs two a						
M/IO 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts, a cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowled is in progress. MI/O floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data reaches a chart shutdown cycle is in progress. MI/O floats to 3-state OFF during bus hold acknowledge. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction automatically by 80C286 hardware during memory XCHG instructions, interrupt acknowledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relatistic system clock be met for correct operation. READY is ignored during bus hold acknowledge control of the local bus. When control is grassed bus divers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master u becomes inactive which results in the 80C286 to asusend the requesting measter or bus will the activate HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrup						
M/ID 67 O Memory-I/O Select distinguishes memory access from I/O access. If HIGH during Ts, a cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowle is in progress. M/IO floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data read Also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-st during bus hold acknowledge. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknow descriptor table access. LOCK is active LOW and floats to 3-state OFF during bus hold acknowledge. HOLD 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control of the local bus. When control is grassitive which results in the 80C286 deactivating HLDA, and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronou system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external	J					
COD/INTA Cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowled is in progress. M/IO floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data reach also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. Its timing is the same as M/IO. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknowledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control of the local bus. When control is gras 80L286 will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 to asuspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt enable bit						
COD/INTA Cycle or a halt/shutdown cycle is in progress. If LOW, an I/O cycle or an interrupt acknowled is in progress. M/IO floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data reach also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. Its timing is the same as M/IO. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknowledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control of the local bus. When control is gras 80L286 will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 to asuspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt enable bit	memory					
Is in progress. M/IO floats to 3-state OFF during bus hold acknowledge. COD/INTA 66 O Code/Interrupt Acknowledge distinguishes instruction fetch cycles from memory data real Also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. Its timing is the same as M/IO. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknow descriptor table access. LOCK is active LOW and floats to 3-state OFF during bus hold ledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. This trupt allows another local bus master to request control of the local bus. When control is grave 80L286 will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master ure becomes inactive which results in the 80C286 to suspend its current program execution and pending external request. Interrupt requests are active HIGH. INTR 57 I Interrupt Request the 80C286 to suspend its current program execution and pen						
Also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-s during bus hold acknowledge. Its timing is the same as M/IO. LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknow descriptor table access. LOCK is active LOW and floats to 3-state OFF during bus hold ledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. Th input allows another local bus master to request control of the local bus. When control is gra 80L286 will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt request are masked whenever the interrupt enable bit it word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an						
LOCK 68 O Bus Lock indicates that other system bus masters are not to gain control of the system bus the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruct or automatically by 80C286 hardware during memory XCHG instructions, interrupt acknow descriptor table access. LOCK is active LOW and floats to 3-state OFF during bus hold ledge. READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. This put allows another local bus water to request control of the local bus. When control is grassing the acknowledge condition. The local bus will remain granted to the requesting master unbecomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronot system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 respond its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt request in the source of the interrupt request.						
Image: Second	tate OFF					
Image: Second	Bus Lock indicates that other system bus masters are not to gain control of the system bus following					
READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relati system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. This input allows another local bus master to request control of the local bus. When control is grasslew will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt	the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction prefix					
Image: READY 63 O Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated b LOW. READY is an active LOW synchronous input requiring setup and hold times relating system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. This terminates to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master ur becomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt	ledge, or					
LOW. READY is an active LOW synchronous input requiring setup and hold times relating system clock be met for correct operation. READY is ignored during bus hold acknowledge. HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. This input allows another local bus master to request control of the local bus. When control is grassed will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master unbecomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt	aonnow-					
HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. The second bus another local bus master to request control of the local bus. When control is grassed will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master unbecomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt						
HOLD 64 I Bus Hold Request and Hold Acknowledge control ownership of the 80C286 local bus. The input allows another local bus master to request control of the local bus. When control is grassed will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master unbecomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt						
80L286 will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the acknowledge condition. The local bus will remain granted to the requesting master unbecomes inactive which results in the 80C286 deactivating HLDA and regaining control of bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous system clock. These signals are active HIGH. INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt	he HOLD					
INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt						
INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt						
INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt	the local					
INTR 57 I Interrupt Request requests the 80C286 to suspend its current program execution and pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt						
pending external request. Interrupt requests are masked whenever the interrupt enable bit i word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the inter-	nonvice -					
word is cleared. When the 80C286 responds to an interrupt request, it performs two acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the int						
I light a secure program interruption. INTR must remain active until the first interrupt acknowledge						
apple program menupuon, nent musi remain active unit into maximeting activities) cycle is					
completed. INTR is sampled at the beginning of each processor cycle and must be active least two processor cycles before the current instruction ends in order to interrupt before						
instruction. INTR is level sensitive, active HIGH, and may be asynchronous to the system cl						
NMI 59 I Non-Maskable Interrupt Request interrupts the 80C286 with an internally supplied vector ve	alue of 2,					
No interrupt acknowledge cycles are performed. The interrupt enable bit in the 80286 flag w	ord does/					
not affect this input. The NMI input is active HIGH, may be asynchronous to the system cloued edge triggered after internal synchronization. For proper recognition, the input must have been been been been been been been be						
previously LOW for at least four system clock cycles and remain HIGH for at least four system						
cycles.	ave been					
PEREQ 61 I Processor Extension Operand Request and Acknowledge extend the memory manager	ave been					
PEACK 6 O protection capabilities of the 80C286 to processor extensions. The input requests the 80	ave been tem clock nent and					
perform a data operand transfer for a processor extension. The PEACK output signals the p extension when the requested operand is being transferred. PEREQ is active HIGH and	ave been tem clock nent and DC286 to					
3-state OFF during bus hold acknowledge. PEACK may be asynchronous to the system	ave been tem clock ment and DC286 to processor					
PEACK is active LOW.	nent and DC286 to rocessor floats to					
BUSY 54 I Processor Extension Busy and Error indicate the operating condition of a processor extension	ave been tem clock nent and DC286 to processor floats to em clock.					
ERROR 53 I 80L286. An active BUSY input stops 80C286 program execution on WAIT and some ESC tions until BUSY becomes inactive (HIGH). The 80C286 may be interrupted while waiting the stops and th	ave been tem clock ment and DC286 to processor floats to em clock.					
	ave been tem clock ment and DC286 to processor floats to em clock.					
to become inactive. An active ERROR input causes the 80C286 to perform a processor of	ave been tem clock ment and DC286 to processor floats to em clock. On to the C instruc- for BUSY					
to become inactive. An active ERROR input causes the 80C286 to perform a processor of interrupt when execution WAIT or some ESC instructions. These inputs are active LOW and asynchronous to the system clock.	ave been tem clock ment and DC286 to processor floats to em clock. On to the C instruc- for BUSY extension					

PC=6220

4-1-2. Numerical calculation processor (OPTION)

This unit can connect with the optional 80C287 numerical calculation processor (NPX). The NPX operates on 12MHz. The NPX is an expansion of the 80C286 CPU architecture. The CPU regards the NPX as an I/O device occupying 0F8h – 0FFh. The NPX itself has no bus control function. When, therefore, the NPX requires data, PEREQ signal is made active to request the CPU to transmit data. The CPU makes *PEREQ active to inform the NPX that it has accepted the request, then the CPU executes data transmission. For the NPX, data are transmitted as the form of IOR/IOW.

When the CPU-meets a command to the NPX (ESC command in a certain format) during decoding, it informs the NPX of it as IOW. During the execution of this command, the NPX makes *BUSY signal active to control the CPU not to transmit ESC command any more. If there is any erroneous calculation during processing, the NPX makes *ERROR signal and *BUSY signal low simultaneously to show the error. The SC9889A/B LSI latches the *BUSY signal and informs the CPU, which stops processing of the commands following the error. The error is transmitted through interruption level 13 (IRQ13) to the CPU. The error treatment by the CPU differs from different application program, and the following two ports are used.

Address	Data	Operation
0F0h (IOW)	No meaning	Clears latched *BUSY signal.
0F1h (lOW)	No meaning	Hard reset the NPX in addition to the above.

The port is not effective when reading.

*NDBUSY	
*NDERROR	
*BUSY	
PEREQ	Π
*PEACK	<u> </u>

Fig. 4-2



4-2. System control LSI (SC9889B)

The LSI controls all the system using the following functions. The details of the functions are given later.

- CPU interface
- ROM access control
- RAM access control
- HOLD control
- Interruption controller
- Timer
- Serial interface
- RTC & C-MOS RAM
- PORT B
- Power control

4-2-1. CPU interface

This function is divided into the following five blocks:

- Clock control
- Ready control
- Reset control
- Command generator
- Data control

The clock control block forms PRCLK (which is supplied to the CPU) with 14.31818MHz and 23.9616MHz input clocks. With synchronizing the CPU operation phase, PRCLK is divided in 2/4 to generate DMACLK. PRCLK is switched into 11.9808MHz, 14.31818MHz, and 23.9616MHz by the software. According to its selection, SYSCK and DMACLK frequencies are changed. Table 4-2 shows the relationship.


CPU operating frequency	PRCLK	SYSCK	DMACLK
6MHz	11.9808	5.9904	2.9952
7.16MHz	14.3182	7.1591	3.5795
12MHz	23.9616	5.9904	2.9952

Table 4-2

Clock used in this LSI includes PRCLK to moderate request for setup time of control signals from the CPU to the LSI.

Since This LSI has CLK stop function, clock before output is used for the circuit which must not be stopped. (SYSCK, DMACLK, clock stop circuit, clock select circuit)

Fig. 4-3 shows synchronizing timing of PRCLK, SYSCK, and DMACLK.



The clock control section generates clocks which are supplied to the timer inside the LSI and the serial interface section. 14.31818MHz is divided into 12 and 1.19MHz is supplied to the timer section. 23.9616MHz is divided into 13 and 1.8432MHz is supplied to the serial interface section.

The ready control section controls cycle length and command signal start timing according to each device access time, address setup time and CPU operating clock. Table 4-3 shows the relationships between the cycle length (wait number) and command starting timing (command delay number) and CPU operating speed and device kinds.

Operating frequency (MHz)		12		7.16/6
Device	Wait	Command delay	Wait	Command delay
Internal RAM (Conventional memory)	r	0	0	0
Internal RAM (Expanded/EMS)	2	0	0	0
ROM	1	0	0	0
V-RAM (8 bit)	7	0	4	0
V-RAM (16bit)	2	0	-	0
Other 8bit memory	11	3	4	0
Other 16bit memory	5	3	1	0
80C287	0	0	0	0
Display device (8bit), system I/O (0 – 0FFH)	7	2	4	1
Display device (16bit)	2	2	1	1
Other 8bit I/O	11	5	4	1
Other 16bit I/O	5	5	1	1
INTA	2	0	1	0

Table 4-3

The reset control section generates reset signal of the CPU and the system. The reset signal to the CPU are generated by the following three factors:

- (1) When PWRGOOD signal is low at power OFF or in case of abnormality.
- (2) When writing in the port by the software.
- (3) When shut down cycle is detected.

In the case of (1), when PWRGOOD signal becomes low, RESCPU signal is made high and kept high with external pull-up resistor (1Kohm). When PWRGOOD signal becomes high, RESCPU is driven high. In phase 2 after 128clock cycles, RESCPU falls to start the CPU.

In the case of (2), this process is performed by the software when the CPU mode is returned from the protect mode to the real mode. That is, when wring is made into I/O address 064h - 0FEh, the LSI decodes it and makes RESCPU line high for about 6 - 7ms to reset the CPU.

In the case of (3), the unit is started in a certain cycle of CPU, which is called shutdown cycle. This cycle is generated when the CPU cannot treat more processes in occurrence of an exception during double fault exception processing. The CPU informs external devices of this state using *S0 = 0, *S1 = 0, M/IO = 1, and A1 = 1. The LSI detects this sign and makes RESCPU high for 16 clock cycles to reset the CPU.

BRESET signal (system reset) is made high only in the case of (1) to initialize the system. It remains low in the cases of (2) and (3).

The command generator section decodes status signal (*S0, *S1) and M/IO signal from the CPU to form command signal required in the cycle, and output it according to command delay/wait numbers determined by the ready control section.

Unit[•] MHz



There are five command signals and their compositions are shown as follows in Table 4-4.

Ale de la secon	*S0	*S 1	M/IO
•*MEMW	0	1	1
•*MEMR	1	0	1
•*IOW	24.4	1	0
•*IOR	1	0	0
•*INTA	0	0	0

Table 4-4

In this table, *INTA signal (interrupt acknowledge cycle) is used only in the LSI. SO it does not output externally.

The data control section controls buffers according to data transmission direction in each operation mode of CPU operation, DMA operation, and MASTER operation. Fig. 4-4 shows the data bus configuration of this unit. (L), (I), (E), and (S) in Fig. 4-4 show device locations of Local, Internal, External, and Slot respectively.




Fig. 4-4

Each device has its effective bus width. I/O device makes *IOCS16 low and memory makes *MEMCS16 low to transmit to the LSI. Address of internal I/O in the RAM or ROM, however, are fixed and decoded in side the LSI without using these signals.

The bus master makes three kinds of access to each device: word, even byte, and odd byte. These kinds of access are classified as in Table 4-5.

Access kind	A0	BHE
Word	0	0
Even number byte	0	1
Odd number byte	1	0
Invalid - the estimation management of	v <mark>s ministra 1 1,550 ave</mark>	······ 1

Table 4-5

Table 4-6 shows how GATEA, GATEB, and GATEC are controlled by the combination of the following four factors:

- Data transmission direction (Bus master → device, bus master ← device, memory → IO, memory ← IO in DMA)
- Location on the data but (L, I, E, S)
- Bus width (8 bit, 16 bit)
- Access kind (Word. even number byte, odd number byte) High ("1") of GATEA/B/C means enable (bus drive).

CPU mode Write (CPU \rightarrow device)

In all combinations, GATEA = 0, GATEB = 0, GATEC = 1

Read (CPU ← device)

					م کار میں میں	tatt i s
16/8	LOC	BHE	A0	GA	GB	GÇ
16	L	0	0	0	0	0
		1	0	0	0	0
		0	1	0	0	Ö
	<u> </u>	<u>0</u> .	<u> </u>	1	1.1.	1
		1	0	1	0	1
		0	1	1		·····
	E/S	0	0	1	0	Ö
		1	0	1	0	. 0
		0	1	1	- 0 -; - ,	a 1 at. 0
8	1	0	0	1	1	1
		1	0	1 * *	0	i i
		0	1	1	5.5 1 1.55	1 -
	E/S	0	0	1	1	0
		1	0	1	0	0
		0	1	1	1	Q

DMA mode

I/O --> memory

16/8	LOC	BHE	A0	GA	GB	GC
16	L/E/S	0	Ó	0	1	1
		1	0	· 0 ⁻	1 .	. 1
		0	1	Ó	· 0	1
8	E/S	0	0	Ó	1	1
		1	0	0	1	1
		0	1	0	1	1

Table 4-6(a)

Memorv → I/O

Table 4-6 (b)

moniory						
16/8	LOC	BHE	A0	GA	GB	GC
16	L	0	0	1	1	0
		1	0	1	1	0
		0	1	1	1	0
	E/S	0	0	1	1	- 1
		1	0	1	1.	1
		0	Ť	1	1	1
8	E/S	0	0	1	1	1
		1	Ó	1	1	1
		0	1	1	1	1

Table 4-6 (c)

MASTER mode

Write (Master \rightarrow device)

16/8	LOC	BHE	A0	GA	GB	GC
16	L/I/E/S	0	0	: 0	1	1
		1	0	0	1	1
	V.	0	.1	. 0.	্ 1	1
8	I/E/S	0	0	0	· 1	1
		1	0	0	· 1	1
		0	1	0	1	0

Table 4-6 (d)



Read (Device \rightarrow Master)

	0 1 0	0	1	1	0
1			1	ન	
1	0			1	0
1		1	1	1	1
	0	0	0	0	0
	1	0	0	1	0
	0	1	0	0	0
E/S		<u>0</u>	0	1	1
	1	0	0	1	1
	0	1	Ó	1	1
Ι	0	0	0	1	0
	1	0	0	1	0
	0	1	0	0	0
E/\$	0	0	0	1	1
	1	0	0	1	1
	0	1	0	0	1
	1	0 E/S 0 1 0 1 0 1 0 E/S 0 1 0 1 0	0 1 E/S 0 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 E/S 0 0 1 0 0	0 1 0 E/S 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$


Table 4-6 (e)

4-2-2. Memory sub system

This unit is equipped with 1MB RAM, 64KB system BIOS ROM, and 32KB display BIOS ROM as standard system memory.

The RAM is composed of eight pseudo-static RAM's of 128KB x 8.Two optional 1MB memory cards can be added to expand memory to max. 3MB. System BIOS and display BIOS are provided in the ROM (128KB x 16). The ROM is provided in a ROM board separate from the main board and connected to the main board via 50-pin connector. Fig. 4-5 shows the memory map.

Address




(1) ROM

ROM address signal is supplied by latching the CPU address at the rising of the status signal by the peripheral control LSI (LZ95H22).

The reason why status signal instead of other signals is used for latch is to decrease weight by supplying outputs to the ROM. The upper side of data signal is connected to the CPU data. For the lower side of data, ROM access buffer is used to delay data transmission to reduce the weight number. The chip select signal (*CSBIOS) of ROM is generated by the SC9889A/B LSI.

Immediately after reset, the CPU makes access to the highest position (0FFFF6h) of address area. When JMP FAR command is executed, access is made near 00FFF6h. At that time, the chip select signal becomes low at 0FF0000h – 0FFFFFh and 00F0000h – 00FFFFFh to select the same ROM. Since the display BIOS is included in the same ROM, the chip enable signal becomes active in the display BIOS area 00C0000h – 00C7FFFh. The output enable signal uses *MEMR signal. The data buffer enable signal in the lower side for only ROM reading uses ROM chip select signal and *MEMR signal. Fig. 4-6 shows ROM read timing.



Note: Waveform shown in dotted line is for 12MHz operation.



(2) RAM

(2)-1. Pseudo-SRAM control

This chip supports control of a maximum 4MB of the pseudo-SRAM. Memory has three address spaces of the system area, EMS control area, and private area. The EMS control area can further be divided into three subsections of conventional area, extended area, and EMS area by the internal I/O register setting.

(1) System area

The area of 256KB is allocated to 000000H~03FFFFH as the conventional memory.

(2) EMS control area

Address can be allocated to three areas using the internal I/O register setting.

(a) Convectional memory setting

An address space of 384KB can be allocated to 040000 ~ 09FFFFH as a conventional memory area.

- (b) Extended memory setting Address space can be allocated after 100000H as an extended memory area.
- (c) EMS area

To support the EMS version 4.0, 34 windows of 16KB increments can be mapped in 040000~09FFFH and 0C8000H~0EFFFH.

(3) Private area

Using the internal I/O register setting, a 256KB of address space is allocated to 0E0000H~0EFFFFH (accessed by bank select), which is to be used to save the VRAM contents during the resume and used by the system. The private area may be eliminated by the internal I/O register setting.

NOTE:- With the current version of this LSI (TS1), it does not assure the interleave in the 12MHZ non-wait mode. Where, "0" must be written to INTLV of the SPRAMCFL register discussed later.

Fig. 4-3



(2)-2. RAM configuration

(1) System area

Among 4MB-memory area supported by the memory controller, a 256KB of address space 000000H~03FFFFH is allocated as a conventional memory, regardless of the internal I/O register setting.

Apple to the second second

(2) EMS control area

The maximum 4MB area, except for the system area and the private area, is allocated to the EMS control area, and mapped to the conventional area, extended area, and EMS area by the internal I/O register setting.

-There are EMSGFR register, PSRAMGF register, and EMSSTAT register that controlled as the internal I/O registers and their bit definitions are shown next.

EMSCFR register

PSRAMCF register

10 10 10 10 10 10 10 10 10 10 10 10 10 1	a second a second s	
Bit	Signal name	Significance
0~2	SW0~2	EMS control register I/O address setting
3, 4	JP2, 3	Extended memory capacity setting (expan- sion)
5,6	SW5, 6	Extended memory capacity setting
7		Reserved. Read/write possible

Table 4-7

Bit	Signal name	Significance
0	RESERVED	Reserved. Read/write possible
1	INTVL	Pseudo-SRAM interleave access enable
2	*PCS3EN	256KB standard RAM usage setting
3, 4	JP0, 1	Extended memory capacity setting
5	VPTMEM	Private memory access enable
6,7	MAP0, 1	Private memory bank select

Table 4-8

EMSSTAT register

Bit	Signal name	Significance
0~2	SW0~2	State of EMS control register I/O address allocation
3, 4	SW3, 4	Both SW3 and SW4 reads "1" at all times.
5, 6	SW5, 6	State of the extended memory capacity setting
7	EMSEN	EMS on/off setting

Table 4-9

The EMSCFR and PSRAMCF registers are allocated to 04H and 05H of the Sharp original port, and reset to "0" when reset.

SW0~2, and SW5~6 of the EMSSTAT register are read only bits which the data written in the EMSCFR register is read. EMSEN is a read/write bit that turns to "0" when reset.

When operated with the CPU clock at 24MHz, INTLV of the PSRAMCF register, is a bit which enables the non-wait access for the conventional memory and private memory interleave mode when the bit is set to "1".

(a) Conventional setting

To allocate the memory space 040000H~09FFFFH to a conventional memory, EMSEN of the EMSSTAT register must be set to "0" to disable the EMS.

(b) Extended setting

By setting SW5~6, JP2~3, of the EMSCFR register and JP0~1, and *PCS3EN of the PSRAMCF register, the memory space after 100000H can be allocated to the extended memory in a manner as shown next.

SW6	SW5	JP3	JP2	JP1	JP0	*PCS3EN	Extended memory
0	0	*	*	*	*	*	OMB
0	1	*	*	*	*	*	64KB (100000H~10FFFFH)
1	0	0	0	0	0	1	OMB
1	0	0	0	0	0	0	256KB (100000H~13FFFFH)
1	0	0	0	0	1	1	1MB (100000H~1FFFFFH)
-	0	0	0	0	1	0	1.25MB (100000H~23FFFFH)
1	0	0	0	1	0	· 1 ·	2MB (100000H~2FFFFFH)
1	0	0	0	1	0	0	2.25MB (100000H~33FFFFH)
1	0	0	0	1	1	1	3MB (100000H~3FFFFFH)
1	0	0	0	1	1	0	3.25MB (100000H~43FFFFH)
1	0	0	1	*	*	1	3MB (100000H~3FFFFFH)
1	0	0	1	*	*	0	3.25MB (100000H~43FFFFH)
1	0	1	0	*	*	1	3MB (100000H~3FFFFFH)
1	0	1	0	*	*	0	3.25MB (100000H~43FFFFH)
1	٥	1	1.	*	*	- 1 [:]	3MB (100000H~3FFFFFH)
1	0	1	1	*	*	0	3.25MB (100000H~43FFFFH)
1	1	*	*	*	*	*	512KB (100000H~17FFFFH)

*: don't care

* PCS3EN is the bit employed to specify the usage of the 256KB area within the standard RAM which may be used as a private area when "1" and as an EMS control area when "0".

Table 4-10

(c) EMS setting

To turn on the EMS, EMSEN of the EMSSTAT register must be set to "1". To support the EMS version 4.0, the EMSADR register and the EMSDAT register are provided as internal registers, whose bit definition is shown in Table 4-11 and Table 4-12 respectively.

EMSADR register

Bit	Signal name	Significance
0~7	EMSADR0~7	EMS mapping register address

Table 4-11

EMSDAT register (EMS mapping register), ,

Bit	Signal name	Significance
0~7	EMSDAT0~7	EMS mapping register data
8~14		Undefined. Reads "0" at all times.
15	EMSPEN	EMS page enable bit

Table 4-12



The EMS control register for the EMSADR register, EMSDAT register, including the EMSSTAT register, is I/O address allocated by SW0~2 of the EMSSTAT register, which are set as shown in table 4-13.

SW2	SW1	SWO	EMSSTAT	EMSADR	EMSDATL	EMSDATH
0	0	0	208H	209H	20AH	20BH
0	0	1	218H	219H	21AH	21BH
0	1	0	248H	249H	24AH	24BH
0	1	1	258H	259H	25AH	25BH
1	0	0	268H	269H	26AH	26BH
1	. 0	1	2A8H	2A9H	2AAH	2ABH
1	1	0	2B8H	2B9H	2BAH	2BBH
1	1	1	2E8H	2E9H	2EAH	2EBH

Table 4-13

When reset, SW0~2 are reset to "0".

The EMSADR register is a 8-bit read/write register which is employed to point the 34 EMS mappings using EMSADR2~7. EMSADR2~7 is automatically incremented when the high side of the EMSDAT register is accessed. "0" is always read from EMSDAR0~1 and write is ignored.

The following shows the address setup range for the EMSADR register

40H, 44H, 48H, 4CH, 50H, 54H, 58H, 5CH, 60H, 64H, 68H, 6CH, 70H, 74H, 78H, 7CH, 80H, 84H, 88H, 8CH, 90H, 94H, 98H, 9CH, C8H, CCH, D0H, D4H, D8H, DCH, E0H, E4H, E8H, ECH

The EMSDAT register is a 16-bit read/write register in the CPU mode and 8-bit read/write register in the master mode, and there are 34 sections. The EMS mapping data is set in EMSDAT0~7 of the EMSDAT register and determines the page that mapped to the window of address space of 040000H~09FFFFH and 0C8000~0EF-FFFH. Window can be set on or off for EMSPEN; sets on when "1". EMSDAT8~14 are read "0" at all times and write is ignored.

When the EMSADR register is out of the setup address range, EMSDAT0~15 is read "0" and write is ignored.

To obtain the EMS control area, subtract the system area and the private area from all memory area supported by the memory controller.

Its capacity is max. 3.75MB when the private memory is not used (*PCS3EN = 0).

Fig. 4-7 shows the mapping of the EMS control area.

1	.	1 000000H		000000H
	cccccc		РРРРРР	
	0000000		РРРРРР	
		040000H		040000H
	0000000		РРРРРР	
			РЪЪЪЪЪ	
		080000H		080000H
	xxxxxx		x x x x x x x x	
	******		xxxxxxx	
ļ				
	XXXXXXX		XXXXXXX	
	XXXXXXX			nnnnnH
	x x x x x x x x		PPPPPP	
	xxxxxxx		PPPPPP	
L		nnnnnH l		mmmmmH
I	Memory map for the	I	Memory map for the	EMS

Memory map for the conventional memory

Fig. 4-7

"C" represents conventional memory mapping, "X" represents extended memory mapping, and "P" represents expanded memory mapping. "nnnnnH" is dependents to the extended area setting, "mmmmmmH" to the actually installed memory capacity.

The actually installed memory capacity may be set to "nnnnnnH" when mapping the conventional memory. For an example, the extended area for the 4MB memory, it should be set to 3.25MB and "nnnnnnH" is 3DFFFFH (in case *PCS3EN=0).

When mapping the EMS memory, the capacity under the actual memory capacity should be set to "nnnnnh". For the 4MB of actually installed memory, the EMS area should be set to 0~3.25MB. If 0MB was set, all are mapped as the EMS memory.

(3) Private area

It may be possible with the internal I/O register setting to reserve a 256KB private area out of the memory controller supported 4MB memory.

To reserve the private area, set *PCS3EN of the PSRAMCF register to "1" and set 256KB of the internal standard RAM as the private memory. Set EMSEN of the EMSSTAT register to "0" and PVTMEM of the PSRAMCF register to "1", which is then mapped to the address space of 0E0000H~0EFFFFH.

To access the 256KB private memory, four banks must be selected using MAP0~1 of the PSRAMCF register.

4-2-3. Hold mediation and sleep function

This function mediates DMA request, refresh request, and HOLD request during sleep and applies HOLD to the CPU. It also delivers acknowledge for each request. The mediate circuit is composed of three sets the D-F.F. connected in series in two stages. The first F.F. samples each request to process it by determining priority between requests which are under process and requests which are sampled. Then the requests are sent to the second F.F. If there is any request which is under process, the other requests are kept waiting until the process is completed. When two or more requests are made simultaneously, DMA request has the first priority, and sleep request has the last priority.

The second F.F. and the AND of HOLD and HLDA signals are used as acknowledge of the requests.

The sleep function stops the clock which is supplied to the CPU until the interruption line becomes active after HLT command is executed in order to reduce power consumption of memory. When the unit goes into the sleep mode, HOLD signal is made high to request bus hold to the CPU. When the acknowledge (HLDA) signal returns, the clock is stopped in the first phase 2. This is because the power consumption is minimized in that state. Then the hold request is cancelled, and delay of 3SYSCK cycle is made in the externally attached circuit to drop HLDA signal which is inputted to the LSI. Since the clock is stopped, the CPU is kept hold. The LSI returns to the normal state. Though there is DMA request or refresh request in the sleep, they can be processed without competition. When the CPU executes HLT command S0 and S1 are made low and M/*IO and A1 are made high to show the hold state. The sleep controller detects it and the unit goes into the sleep mode in the following sequence.

- (1) HOLD request is delivered to the CPU. When refresh request or DMA request is overlapped, the mediate circuit will mediate it.
- (2) Hold acknowledge is confirmed to stop the CPU clock in synchronous with the falling of clock which is inputted to the controller in $\phi 2$.
- (3) HOLD request (HOLD signal) by the sleep is cancelled. In this case, the CPU is kept hold.
- (4) After the HOLD signal is made low by the external D-F.F. (3 stage), HLDA signal is delayed by 3 clocks of SYSCK. DMA in the sleep is transmitted and refresh is made in this state.

Escape from the sleep mode occurs when any interruption request including NMI is generated. When an interruption occurs, the CPU clock supply is resumed in synchronous with falling of the clock which is inputted to controller. The CPU starts execution of the command next to the HLT.

When the input from the EXPND terminal is low, it is regarded that the expansion unit is connected, and procedure (1) to (4) are prohibited and the sleep function is not performed.

4-2-4. Interrupt control

A pair of 82C59A interrupt controllers are internally contained in this chip for the interrupt control and supports 16 interrupt levels in conjunction with the cascade connection NMI. The NMI is port-B controlled.

As an 8-bit I/O device on the system bus (XD bus), a pair of 82C59A has address mapped to 020H~03FH on the master side and 0A0H~0BFH. In order to avoid contention with the CPU clock switch controlling I/O address 022H and 023H for the 82C59A on the master side, the selection is not done when the bit of the latch address is "1".

Table 4-14 shows the 82C59A interrupt outputs.

Master	Slave	Function
IRQ0		Timer output channel 0
IRQ1	1	Keyboard (output buffer full)
IRQ2		Interrupt from the slave side controller
	IRQ8	Real time clock interrupt
	IRQ9	VGA controller or INT0AH (IRQ2)
	IRQ10	Reserved (expansion slot)
	IRQ11	Réserved (expansion slot)
	IRQ12	Reserved (expansion slot)
	IRQ13	Co-processor
	IRQ14	Hard disk controller
	IRQ15	Reserved (expansion slot)
IRQ3		Serial port 2 (COM2)
IRQ4		Serial port 1 (COM1)
IRQ5		Parailel port 2
IRQ6		Floppy disk controller
IRQ7		Parallel port 1

Table 4-14

4-2-5. Timer

A single 82C54 interval timer is internally contained in this chip. The 82C54 is mapped to the I/O address 040H~05FH as an 8-bit I/O device on the system bus (XD bus). Three independent 16-bit counter on channels 0~2 of the 82C54 can be defined Table 4-15

Channel 0	System timer
GATE0	Fixed ON
CLKIN0	1/12 14.31818MHz clock
CLKOUT0	82C59A IRQ 0
Channel 1	Refresh request generator
GATE1	Fixed ON
CLKIN1	1/12 14.31818MHz clock
CLKOUT1	Refresh request cycle
Channel 2	Speaker tone generator
GATE2	Fixed ON
CLKIN2	1/12 14.31818MHz clock
CLKOUT2	Speaker drive

Table 4-15

4-2-6. Serial interface a visit had no been able to be the data of the series of the s

The 82C50 UART is internally contained in this chip as a serial interface and supports a single channel RS-232C interface using the external RS-232C driver as an internal SIO. This also used for interface with the internal modern.

Two serial interfaces may be port allocated and set on or off, which the SIOCFR register is used for the RS-232C and the MDMCFR register for the internal modem. The SIOCFR register is a 7-bit read/write register which is allocated to 01H of the Sharp original port. The MDMCFR register is a 2-bit read/write register which is allocated to 03H of the Sharp original port.

Table 4-16 and 4-17 shows bit definition for SIOCFR and MOMCFR registers.

SIOCFR register

Bit	Signal name	Significance
0~2	FDD0~2	Reserved. Read/write possible.
3	*SIOEN	Internal SIO port allocation
4	SI01/*2	Internal SIO on/off setting
5	*INTKEY	Reserved. Read/write possible.
6	*LCDEN	Display device selection
7		Undefined. Reads "0" at all times.

Table 4-16

MDMCFR register

Bit	Signal name	Significance
0	OUTSEL	MORSTN output signal selection
1~3	·	Undefined. Reads "0" at all times.
4	*MDMEN	Internal modem on/off setting
5~7		Undefined. Reads "0" at all times.

Table 4-17

When reset, *SIOEN of the SIO CFR register and *MDMEN of the MDMCFR register are set to "1" and all others are reset.

*SIOEN and SIO1/*2 of the SIOCFR register may be revised of their contents when written to "02" to the Sharp original port. The inverted bit 4 of the 02H port corresponds to SIO1/*2 and bit 5 to SIOEN. Table 4-18 shows the ports that are allocated by the setting of

SIOCFR and MDMCFR registers vs. active input to IRQ3 and IRQ4 of the 82C59A.

*SIOEN	*MDMEN	SIO1/#2	Internal SIO	Internal modern	IRQ3 input	IRQ4 input
0	0	0	COM2	COM1	Internal SIO	Internal modem
0	0	1	COM1	COM2	Internal modern	Internal SIO
0	1	0	COM2	OFF	Internal SIO	External IRQ4
0	1	1	COM1	OFF	External IRQ3	Internal SIO
1	0	0	OFF	COM1	External	Internal modem
1	0	- 1	OFF	COM2	Internal modern	External IRQ4
1	1	0	OFF	OFF	External IRQ3	External IRQ4
1	1	1	OFF	OFF	External IRQ3	External IRQ4

Table 4-18

The RS-232C interface serial input/output and control signals can be inverted with POLINV of the VGACNT register. When POLINV is at "1", the polarity inverts. The VGACNT register is allocated to 0EH of the Sharp original port whose bit definition is shown in Table 4-19.

Bit	Signal name	Significance
0	POLINV	RS-232C input/output polarity inversion
1	DISVGA	Internal VGA on/off setting
2, 3	PWRDWN1, 2	VGA controller mode setting
4~7	RESERVED	Reserved. Read/write possible

Table 4-19

When reset, all are reset to "0".

Torreset the internal modem that can be installed within the machine, the output from the MORSTN line is used. The 1-bit output of the MORSTN output port can be switched with the port select signal output using OUTSEL of the MDMCFR register. When OUTSEL is at "1", the bit 3 of the I/O address 202H port is issued. When "0", the decoded signal of the I/O address 202H is issued as a port select signal. The 202H port is a read/write internal I/O register whose big definition is shown Table 4-20.

202H port

Bit	Signal name	Significance
0~2	RESERVED	Reserved. Read/write possible
3	MORSTN	Internal modem reset signal
4	RESERVED Reserved. Read/write possible	
5~7		Undefined. Reads "0" at all times.

Table 4-20

When reset, bits 0~4 are reset.

4-2-7. RTC and CMOS RAM control

For this chip, RTC is controlled by AS, DS, R/W, and SCRTCN outputs. For setup expansion, a 2KB CMOS RAM is provided.

Among 11 bits address input of the 2KB CMOS RAM, the low 6 bits is connected to the 1/0 070H port bits 0~5, and high 5 bits to the latch address bits 10~14. Which is to be selected, RTC or CMOS RAM, when the 1/0 071H port is accessed is determined by the data in the 1/0 70H bit 6. When "0", RTC is selected and "1" the CMOS RAM. See Fig. 4-8 for the mapping of the RTC and the CMOS RAM.




Fig. 4-8

4-2-8. Port-B

The port-B consists of a logic gate which is used for NMI occurrence control, speaker output control, and refresh detection by the parity and I/O channel checks.

4-2-9. Power control

The system power source is divided into several blocks to allow each block to be turned on/off separately. Therefore, the power control section is equipped with the port to turn off the power sections which are not used. For that purpose, VLCCNT, VBLCNT, VMDCNT, VIFCNT, VCCOFF, and *ONRSM are provided. The state where the power is supplied but no operation is requested is detected and if the state continues for a certain period, the power is automatically turned off.



For the power control port, a part of SOP (Sharp Original Port) assigned to 07Ch and 07Dh is used. Port number (called as index) is written into 07Ch of SOP and read/write is made with the data in 07Dh. When 07Dh is accessed, the index is cleared to be No. 0. therefore 07Ch must be set for each time. SOP related to the power control section is shown in Table 4-21 through 4-30.

PWRCNT register (Index 06Ch, R/W)

Bit	Signal name	Meaning		
0	PCVIF	Printer/RS-232C interface IC control		
1	PCVLCD	VGA controller and LCD power control		
2	PCVCC	System power (Vcc) control		
3	PCBL	Back light power control		
4	PCVMD	MODEM power control		
5~7	RESERVED	Reservation bit, Read/Write allowed		

Table 4-21

When resetting, each bit of PCVIF, PCVCC, PCBL, and PCVMD are set to "1" and the others are reset.

ATSTBY register (Index 07Ch, R/W)

Bit	Signal name	Meaning
0	ASVIF Auto I/F power off enable/disable settin	
1	ASLCD	Auto power save enable/disable setting
2	ASVCC	Auto resume enable/disable setting
3 - 7	RESERVED	Reservation bit, Read/Write allowed

Table 4-22

When resetting, all are reset to "0."

RWRSTAT register (Index 08Ch, R/O)

Bit	Signal name	Meaning			
0	PSVIF	Printer/RS-232C interface IC control state			
1	PSLCD	LCD power (VLCD) state			
2	PSVCC	System power (Vcc) state			
3	PSBL	Back light power (VBL) state			
4	PSVMD	MODEM power (VMDM) state			
5~7	<u> </u>	Reservation bit. Always reads "0."			

Table 4-23

PWRTIM register (Index 09h, R/W)

Bit	Signal name	Meaning
0-3	PST0 ~ 3	Auto power save time setting
4~7	RESERVED	Reservation bit, read/write allowed.
		Table 4-24

When resetting, PST3 - 0 are set to "1," and the others are reset. ,

RSMTIM register (Index 0Ah, R/W),

	Bit	Signal name	Meaning
	0~6	ART0 ~ 6	Auto resume time setting
l	7	RESERVED	Reservation bit, Read/Write allowed.

Table 4-25

When resetting, ART6 - 0 are set to "1," and bit 7 is reset.

RSMCNT register (Index 0Bh, R/W)

Bit	Signal name	Meaning]
0	RSMEN	Resume mode setting]
1	CIEN	Reservation bit, read/write allowed.	
2	MRIEN	Reservation bit, read/write allowed.	ĺ
3~7	RESERVED	Reservation bit, read/write allowed.	

Table 4-26

When resetting, all are reset to "0."



RSTECT register (Index 0Ch, R/O) and the same set

Bit	Signal name	Meaning
0		Not defined. Always reads "0."
1	RCR	System power (Vcc) OFF request effec-
		tive state
2	RCCI	Internal SIO power ON factor state by CI input
3	RCMRI	Internal modem RI input power ON factor
4 ~ 7	unita the spirit	Not defined. Always reads "0."
1	oan waar be	Table 4-27

EXSTAT register (Index 0Dh, R/O)

Bit	Signal name	Meaning
0	EXPND	Expansion unit contact state
1 - 7	anya sa akawa sa	Not defined. Always reads "0."

Table 4-28

VGACNT register (Index 0Eh, R/W)

Bit	Signal name	Meaning
0	POLINV	Internal SIO input/output polarity reversion
1		Internal VGA enable/disable setting
2 5 5 5	PWRDWN1	VGA controller mode setting (relax mode)
3 👘	PWRDWN2	VGA controller mode setting (retire mode)
4 - 7	RESERVED	Reservation bit, read/write allowed.

Table 4-29


When resetting, all are reset to "0."

NMIFCT register (Index 0Fh, R/O)

Bit	Signal name	Meaning
· O ·	RSMNMI	Resume NMI request effective state
1~7		Not defined. Always reads "0."

Table 4-29

Fig. 4-9 shows the outline of the power control section of this unit.



The basic functions of the power control section are shown Table 4-31.

Control by the ports

- 1		T				
	Control item	Control signal	ON condition	OFF condition	Re	marks
	LCD	*LCDEN	0	1	SOP1	bit 6
		DISVGA	0	. 1	SOPE	bit 1
		PCVLCD	1	0	SOP6	bit 1
		PWRDWN1	0	<u>,</u> 1	SOPE	bit 2
		PWRDWN2	0	1	SOPE	bit 3
		SHUT		0	Cover c	
				<u> </u>	externa	signal
	Back	*LCDEN	0	1	SOP1	bit 6
	light	DISVGA	0	1	SOPE	bit 1
ſ		PCVBL	1	0	SOP6	bit 3
	5-1-5	PWRDWN1	: 0 -	1. 1 . 2	SOPE	bit 2
	an an thu an	PWRDWN2		1	SOPE	bit 3
		SHUT	1	0	Cover cl external	
	l/F power	PCVIF	1	0	SOP6	bit 0
L	Modem	PCVMD	1	0	SOP6	bit 4

4 . -

Table 4-31

Control by the timer

This unit provides the	following tw	o functions	using	the	basic	func-
tions in Table 4-32.	-		-			

Control item	Control timer	Prohibit condition		Reload condition		
LCD	PWRTIM	ASLCD = 0	Ð	IRQ1 rising		
back light	SOP9 Bit 3 – 0	SOP7 bit 1	0	Internal SIO Interruption		
· ·			3	Write to SOP6, 7, 9		
I/F power	15	ASVIF=0	1	Access to printer port		
	minutes	SOP7	0	Access to SIO		
	fixed	bit 0	3	Write to SOP6, 7		
NMI	RSMTIM	ASVCC=0	1	IRQ1 rising		
	SOPA bit 6 ~ 0	SOP7 bit 2	0	Internal SIO interruption		
			3	Write to SOP6, 7, A		

Table 4-32

(1) Power save function

When the keyboard/mouse is not used for a certain period, LCD/back light power is turned off (auto power save). Each of LCD and back light power can be independently turned off by software.

(2) Standby function

The power to maintain the system state is kept ON and the other powers are turned off and the power consumption is minimized in the sleep mode. When an expansion unit is connected, this function cannot be used.

The power save function detects conditions which can be regarded as that the unit is not operated. If that conditions continues for a certain period, The LCD and the back light powers are automatically turned off. The power save controller includes one minute timer. Count is made when there is not interruption request from the key controller (8042), interruption from internal SIO set to COM2, or write access to SOP6, 7, 9. When a predetermined time is reached, LCDCNT signal and BLCNT signal are made low and the LCD and the back light are turned off. For versions outside Japan, PWRDWN1 signal is made high to set the VGA controller to the sleep mode and to stop the display cycle, reducing current consumption in V-RAM.

VGA controller operation mode can be directly set with internal I/O

register (SOP VGACNT register). The Mediate mode and the sleep mode are set by PWRDWN1 and 2 of VGACNT register. In the sleep mode, the display cycle is stopped but read/write from the bus master is enabled. In the Mediate mode, cycles to V-RAM other than refresh are prohibited. When either of PWRDWN1 or 2 is made high, both LCDCNT and BLCNT signals are made low to turn off the power of LCD/Back light.

VGA controller operation mode is as follows according to PWRDWN1 and 2 in Table 4-33.

PWRDWN2	PWRDWN1	LCD power	BL power	VGA controller	Remark
0	0	ON	ON	Normal mode	
0	0	ON	OFF	Normal mode	PWRCNT register PCBL = 0
0	0	OFF	OFF	Relax mode	Auto power save or PWRCNT register PCLCD = 0
0	1	OFF	OFF	Relax mode	
1	0	OFF	OFF	Retire mode	
1	1	-		Prohibition	

Table 4-33

When the power save function is used, PWRDWN1, 2 are set to "0." DISVGA is set to "0" to make the internal VGA effective. SIOCFR register and *LCDEN is set to "0" and LCD is selected as the display device.

To directly turn off the LCD power and the back light power by software, write "0" to PCVLCD and PCBL of PWRCNT register. In this case, similarly to the auto standby, PWRDWN1 signal is driven to high and the VGA controller goes into the mediate mode. When, therefore, it is required to turn off the LCD/back light power in the CRT mode, *LCDEN is driven to high. In this case, PCVLCD must be kept to "1."

When the power save function (auto power save) by the timer is used, PCVLCD and PCLB of PWRCNT register are kept to "1." "1" is written into ASLCD of ATSTBY register to make the timer effective, and the time to require for PWRTIM register power save is set.

PWRTIM register sets auto power save time. Setting is made in the range of 0 to 15 minutes in increment of 1 minute by PST3 - 0. The actual time, however, is shorter than the set value by less than 1 minute. When all of PST3 - 0 are "1," the set value is 14 - 15 minutes. In read/write enable mode, the set value is read. When interruption request signal (IRQ1) from 8042 or internal SIO interruption signal set to COM2 rises before reaching the set time, the set value is reloaded to the timer and counting is restarted from the beginning. When the Sharp Original Port, PWRCNT register, ATSTBY register or PWRTIM register is written, the timer is reloaded.

To use the standby function, write "1" into RSMEN of the RSMCNT register to enable this function. To shift to the standby mode, there are following two cases:

(1) Ctrl + Alt + Pause is pressed and rising waveform is inputted from the 8052 keyboard controller to the RSMSW terminal.

(2) The keyboard or mouse is not operated for a certain period.

In the case of (1), high level signal is outputted from the NMI terminal at the rising edge of signal which is inputted from RSMSW terminal, and NMI is applied to the CPU. While in the case of (2), the timer in the resume controller keeps counting while there is no interruption request from 8042 or interruption request from internal SIO. When the set time is reached, NMI is generated. However, similarly to the sleep function, if the input from EXPND terminal is low, NMI output is prohibited and the resume function does not work. EXPND terminal input state can be read by EXPND of the EXSTAT register.



When using the resume function (auto resume) by the timer, write "1" into ASVCC of the ATSTBY register to make the timer effective, and set the time to power down of the RSMTIM register. The RSMTIM register sets the auto resume time. The setting can be made from 0 to 127 minutes by increment of 1 minute by ART6 – 0. The actual time, however, is shorter than the set value by less than 1 minute. When all of ART 6 – 0 are "1," time is set to 126 - 127 minutes. In read/write enable, the set value is read. In the same manner as the auto power save, when interruption request signal (IRQ1) from 8042 or interruption request signal from internal SIO rises, the set value is reloaded into the timer and the counting is started from the beginning. When the Sharp Original Port PWRCNT register, ATSTBY register, or RSMTIM register is written, the timer is reloaded.

In either case of (1) or (2), the process after generation of NMI is the same, and must be supported by software.

To make power down in the resume mode, the following procedures are required in the NMI process routine.

- (1) Judge the NMI factor.
- (2) Stand the flag which shows generation of the NMI which requests standby.
- (3) Check this flag in the timer interruption (IRQ0) process routine, and judge if the unit may go into the standby mode. (During access of FD/HD, shift to the standby cannot be made.)
- (4) Operate the PWRCNT register to cut off each block power. Control the HD controller to cut off HD spindle motor.
- (5) Execute HLT command to go into the sleep mode.

To judge the NMI factor in (1), the NMIFCT register is read. When RSMNMI bit is "1," RSMSW input or NMI by resume timer is generated. Reset from the standby mode is made by pressing Ctrl + Alt + Pause keys. In this case also, the NMI is generated.

This unit is equipped with register group to reduce current consumption by turning off the printer/RS232C driver/receiver power. This function is called as the interface power off. This function enables to reduce current consumption of the interface IC when the printer and RS-232C are not used. The interface power off function works when there is no access to the printer or internal SIO for a certain period (auto interface power off), or when the internal I/O register is directly operated by software.

To directly operate the interface power off by software, write "0" into PCVIF of the PWRCNT register. In this case, the printer interface IC output becomes Hi-Z and the RS-232C line driver receiver goes into the standby mode, reducing the circuit current.

When the auto interface power off is used, PCVIF of the PWRCNT register is kept to "1," and "1" is written into ASVIF of the ATSTBY register to enable the timer. The timer is cleared when access is made to the internal printer and the internal SIO. The timer is cleared also when data are written into PWRCNT register of Sharp Original Port or into ATSTBY register. It takes 14 to 15 minutes until the power off fucntion works after the timer is cleared.

As interface power off, the internal modem power can be controlled. To turn off the power (VMDM) of internal modem, write "0" into PCVMD of the PWRCNT register. By this, signal is outputted from the VMDCNT terminal to turn off the modem power.

In the case of auto power-off-or-auto-interface-off, the power is automatically turned off by the timer and the CPU can read states of the LCD power, the back light power, and the printer/RS-232C control by reading the RWRSTA register. The PWRSTA register is a readonly register and assigned to 08H of the Sharp Original Port. Except for PSVIF, PSLCD, and PSBL, the power control data set by the PWRCNT register are read. When "0," it is OFF, and when "1," it is ON.

4-3. Peripheral control LSI (LZ95H22)

4-3-1. Printer interface

--PC-6220

The printer port has three ports inside the LZ95H22, and the flipflop and input/output buffer between the LZ95H22 and the printer connector.

Printer ports, port-1 [378H] [379H] [37AH] and port-2 [278H] [279H] [27AH] can be selected by the Sharp original port.

No print data and printer control signals will be issued when the CNT_D from the printer connector is other than a low state.

4-3-2. VGA interface

There are two write only register in the LZ95H22 besides the display chip. Those registers limit the address used by the VRAM.

Write 06H in 3CEH, then write the data in 3CFH, which are set in Table 4-34.

I/O address		Bit allocation
3CEH Graphics address		06H
3CFH Miscellaneous register		Bit 3, 2
bit3	bit2	Address used
0	0	A0000H~BFFFFH
. 0	1	A0000H~AFFFFH
1	0	B0000H~BFFFFH
1	1.	B8000H~BFFFFH

Table 4-34

4-3-3. Power save

As signal VIFCNT from the SC9889 controls the buffer between the serial interface and the printer interface, it saves the power equaling to the buffer.

4-4. Keyboard

Main parts of the keyboard interface is managed by two devices of the 80C42 and the 80C52. The 80C52 scan the keyboard matrix and its data is sent to the 80C42 in a serial form. Since the signal on the keyboard matrix is analog, depression of a key is informed by interrogating the voltage. In order to allow the 80C52 to handle this signal, there is a need of a digital to analog conversion which is carried out by the keyboard interface chip (3JD2CA1A). Not only the 80C42 converts it to the form that the scanned data may be handled by the processor (ASCII/JIS), an interrupt is caused to the processor via the IRQ1 line. The processor reads the keyboard data from the 80C42 within the interrupt routine and stores in the key buffer.

The internal keyboard is standard with the machine, but it may use the external keyboard of the standard AT/AX specification with the portable FDD option attached. In this event, the signal line from the 80C52 must be prohibited by a high state of *INTKEY. This signal is allocated to 02H of the SOP index (SIOCFR register) and its bit definition is shown in Table 4-35.

SIOCFR register (Index 02H, R/W)

Bit	Signal name	Significance
0~2	FDD0~2	Reserved bit, read/write possible
3	*SIOEN	Internal SIO on/off setting
4	SIO1/*2	Internal SIO port allocation
5	*INTKEY	Internal key on/off setting
6	*LCDEN	Display device selection
7	_	Undefined

Table 4-35

There is no ten key keypad in the standard keyboard, an optional keypad may be connected to the main unit or expansion unit. This is allowed by taking out some of keyboard matrix signals to the keypad connector.

4-5. Display circuit

The PC-6220 has a 82C455 VGA display controller for both LCD and CRT display. In VGA (Video Graphics Array) mode, maximum resolution is 640×480 , 256 colors out of 256k colors (in CRT), 16 gray scale for LCD. And also the backward compatibility (MDA,CGA,EGA HGC) is supported in this chip.

4-5-1. Overview of Display System

1) Display mode

The display mode of PC-6220 is not only compatible to VGA, but also EGA, CGA, MDA and HGC display adaptors.

In the cases of IBM VGA etc., some of CGA application softwares are not able to excuted properly though, with the model PC-6220, even those application softwares can be excuted successfully.

2) VGA mode (Video Graphics Array)

An analog type display will be used with the VGA mode and can be displayed 256 colors simultaneously out of 256 thousands colors. And it supports 480 lines in the horizontal resolution in addition to current maximum resolution of 400 resolution.

3) EGA mode (Enhanced Graphics Adaptor)

A digital type display will be used with the EGA mode and can be displayed 16 colors simultaneously out of 64 colors. And it supports 350 lines in the horizontal resolution.

In the cases of VGA or EGA modes, the CG font will be given by the software when booting, the BIOS sets up the default of CG font.

4) CGA mode (Color Graphics Adaptor)

A digital type display will be used and it supports 200 lines in the horizontal resolution.

5) MDA mode (Monochrome Display Adaptor)

A monochorome digital display will be used, it only supports 720×350 dots resolution character mode. (in case of PC-6220, 640×350 dots resolution.)

6) HGC mode (Hercules Graphics Card)

A monochrome digital display is used with graphics card made by Hercules and has graphics function. The function of HGC itself is expanded version of MDA, and normally initiated at the same mode of MDA.

Since the graphics mode of HGC is 720×348 dots, the PC-6220 will only supports to CRT.

4-5-2. The relationship between each mode and display type

Mode Display type	VGA	EGA	CGA	MDA	HGC	Connector
Analog Display for VGA	0	0	0	· O	Ö	Analog
Enahanced Color Display	×	0	0	×	×	Digital
Color Display	×	x	0	×	×	Digital
Monochrome Display	×	×	×	0	0	Digital
LCD	0	0	0	0	Δ	

O Support Δ Functions as MDA × Not support


Table 4-36

In table 4-36 the display type and mode should be selected on the set-up menu, and effective when the system is booted. The selection of LCD and CRT can be switched by the slide switch located on the side of the main unit.



4-5-3. VGA mode control

The color display control of PC-6220 VGA mode.



Since the display to LCD of the PC-6220 is not through the Video DAC as shown in Fig. 4-10, the application software using Video DAC will only be effective to CRT.

4-5-4. Display toning for PC-6220

The PC-6220 is capable to display 16 toning and selects the tone by giving the each toning data to the palette register.

The following method is used for managing 16 kinds of tone for the PC-6220.

In case of 16 tones, the basic frame frequency is normally 15 times. ON and OFF action of 1-dot on the LCD is made at the cycle 0/15, 1/15, 2/15 15/15. However, because of the characteristic of the LCD, the display flickering is unavoidable at the cycle time of 1/15. To reduce the flickering for PC-6220, the following measures are taken;

- 1) Increases frame frequency
- 2) Increases basic cycle time
- 3) Shifts the ON/OFF cycle of neighboring dots

Even the above measures are taken for PC-6220, there are still little flickering existed as follows;

- Because of 16 toning, it is unavoidabel to have some part of flickering tone.
- It is not possible to shift the ON/OFF cycle of neighboring dot in the tile pattern display mode, therefore, at this mode, little flickering are shown.
- 3) Low resolution mode like 320 dots in width, 2 × 2 dots are used to display 1 dot on the LCD, since 2 × 2 dots make ON/OFF action at the same time. Thus, the flickering is noticeable.


4-5-5. Compensation capability

The resolution of the PC-6220 LCD is 640×480 dots though, only 640×400 dots resolution is used for text mode. In this case, all the dots of LCD is not used by doing centering operation.

Also, PC-6220 is capable to handle a full screen of 640×480 dots at Expanded mode of LCD.

The above function is called "Compensation capability", and there are two types of compensations. One is text compensation, and the other is graphic compensation. Text compensation is displayed in Fig. 4-11, and graphic compensation is in Fig. 4-11.

[Text Compensation]





At text mode, the 350 or 400 lines horizontal resolution is compensated by enlarging the most upper line of the character font.

However, since most CG fonts used in Europe countries, use the upper line is used also as character data. Therefore, if this method is applied to those fonts, the compensated character is changed to non-existed wrong character. The PC-6220 does not use this method actually.

[Graphic Compensation]




Fig. 4-12

The horizontal resolution is enlarged by duplicatelyduplicately 1-line per several lines over on all the screen. In this case however, since the duplicated line not always sets in between two characters. If a duplicated line sits on a character, the characterlooks distored.

The graphic compensation function is originally used for gaphic mode though, also used for text mode for PC-6220.


4-5-6. Conventional CRT support (clock switching)

In VGA mode, analog CRT is used to present the beautiful color but in another mode CGA/MDA), digital (conventional) CRT is needed. In order to support these CRTs, clock pulses can be changed by the signal from 82C455 (ERMEN signal) Refer to Fig. 4-13.

When ERMEN signal is HIGH, 28.322 MHz (for VGA monitor) 25.175 MHz (for EGA monitor) are selected.

When ERMEN signal is LOW 16.257 MHz (for MDA monitor) 14.31818 MHz (for CGA monitor) are selected.


The ERMEN signal is set by the BIOS according to the CRT type assigned in the SETUP menu.





4-5-7. Address/Data multiplexer

The 82C455 uses several pins for address/data to reduce the number of the pins. So the address/data multiplexer is needed. (Refer to Fig. 4-14)



4-6. Description of black/white liquid crystal backlight inverter (type: IV18106)

4-6-1. General

This PWB unit is employed to drive the LCD backlight (cold cathode ray tube) which will be directly installed to the plastic cabinet inside the display. Three connectors are used for the I/O and control signal interfacing.

- NOTES: 1. This unit drives the entire backlight circuit with the power supply only, except that it is connected with an external VR and control lines.
 - Since it is an assembly unit, parts replacement and repair are not allowed. In case it has to be replaced with a new one, unfasten the connectors and remove screws.
 - Pay attention to a high tension voltage of 1000V on the secondary side when operating. For wires that are exposed over and below the transformer, these must be treated with care as it may result in wire breakage.
 - 4. Since this unit is compact and low profile, the board height is low, width narrow, and long in the longitudinal direction, it would be liable to damage if subjected to twisting. So, never drop or twist it to avoid possible damage.

4-6-2. Electrical characteristics

(1) Maximum allowable ratings

Parameter	Symbol	Rating
input voltage	Vin	16V
Input power	Pin	3.6W
Operating temperature	Ta	0~50°C
Storage temperature	Ts	-20~75°C
Operating humidity	RH	80% with maximum wet ball humidity at 35°C

Table 4-37

(2) Electrical characteristics

ten de la service de la ser

Parameter Parameter	Symbol	Nominal	Note
Input voltage	Vin	DC12V	(9.0~16.0V)
Input current	lin	0.24A	
No-load release voltage	Vs	AC100Vrms	Lamp load
Tube current	IL.	5.0mA	Vin=12V,
Oscillation frequency	f	65kHz	VR=0Ω
Chipping frequency	fch	60kHz]

Table 4-38 —

The following circuit is used for intensity adjustment.



(3) Connector pin layout




Fig. 4-15 PWB top view

(a) CN1 pin configuration

Pin No.	Signal name	Symbol
0	GND.	GND.
2	N.C	
3	TUO	OUT

(b) CN2 pin configuration

Pin No.	Signal name	Symbol
0	+B supply	+B
Ø	N.C	
3	GND.	GND.

(c) CN3 pin configuration

	and the set of the set	
Pin No.	Signal name	Symbol
0	Intensity control VR	VR
0	GND.	GND.
3	Control	CONT

4-6-3. Circuit diagram




Fig. 4-16

CHAPTER 5. HDD

5-1-1. Introduction

The Hard disk drive (HDD) is a 2.5 inch ruggedized high performance disk drive optimized for an IBM PC-AT or XT compatible laptop or portable computer. The HDD contains an on-board controller with selectable interface that requires a simplified adapter board for interfacing to an AT or XT compatible bus.

5-1-2. Overview

This Manual describes the key features, specifications, characteristics, functional description and hardware and software considerations required to utilize the HDD in both the AT and XT interface modes.

5-1-3. Features

- Unique ramp loading mechanism for loading and unloading the disk heads during power-downs and periods of inactivity.
- User invoked low power modes and power-downs for power sensitive applications.
- High performance rotary voice coil actuator with embedded servo system.
- · On-board controller for direct connection to a 50-pin interface.
- Microprocessor-controlled diagnostic routines that are automatically performed at power-up.
- · Internal air filtration and dessicant system.
- Automatic error detection and correction.




Fig. 5-1 HDD unit



5-1-4. Functional Description

The HDD contains all the necessary mechanical and electronic components to interpret control signals, properly position the recording heads, read and write data, and maintain a contaminant free environment for the disks and recording heads.

5-1-4-1. Read/Write and Control Electronic

The HDD has an integrated circuit attached to the flexible circuit connected to the actuator and read/write heads to provide one of two head selections, read preamplification, and write drive circuitry.

The microprocessor controlled circuit board provides the remaining electronic functions including:

- Read/Write Circuitry
- Rotary Actuator Control
- Interface Control
- Power Management
- Spin Speed Control
- Automatic Head Unloading

5-1-4-2. Drive Mechanism

The HDD has a spin speed of 3,307 RPM. The spin speed of the brushless DC direct drive spindle motor is maintained by using the motor in a synchronous mode.

Energy stored in the spindle motor is used to unload the read/write heads upon drive powerdown.

5-1-4-3. Head Positioner Mechanism

The two read/write heads of the HDD are directly attached to the actuator body which also supports the moving coil. The read/write heads are unloaded when the drive is spun down. This dynamically ramp loaded mechanism insures that the disk heads never come in contact with the disk media.

5-1-4-4. Read/Write Heads and Disks

Data is recorded on a 65mm diameter disk through two 3370 type heads.

5-1-4-5. Air Filtration System

The HDD HDA breathes through a high efficiency ambient filter. A high flow recirculative filter maintains a clean environment of better than class 100 for the head and disk enclosure.

5-1-4-6. Error Correction


The HDD performs internal error correction through the use of a polynomial capable of correcting one error burst with a maximum of 11 bits per 512 byte block.



5-1-4-7. Customer Options animated accelerate 2 1-8

The host interface on the HDD can be set to run on either an AT or XT compatible system. The polarity of Pin 44 on the interface will determine XT or AT operation (+, AT, - XT).

In AT mode, the HDD can operate as a single drive or in a dual drive (master/slave) configuration. The jumper trace E1 is shorted from the factory indicating a single drive or the master. In a dual drive configuration, the E1 trace must be cut to indicate the second drive or slave. The trace is shown in the following drawing.



The XT mode does not support dual dive master/slave configurations. The E1 jumper trace should not be cut.

5-1-4-8. Diagnostic Routines

Upon power up the microprocessor circuitry of the HDD performs diagnostics. If an error is detected the drive will not come ready.

5-1-4-9. Spin-Up/Down Operations

When power is applied to the drive, it will perform its diagnostics and come ready. To conserve power, it will accept commands, but will not spin up until it receives a command requiring a disk access (such as a Read, Write, Seek, Recal, etc.).

When spinning up for the first time after application of power, it will spin up and do a servo calibration which requires a total time of 4 seconds. Subsequent spin up from power down modes do not require calibration and will be completed within 2 seconds.

When the drive is in the process of spinning down, there is no minimum stop time required before another command can be issued and accepted. It takes 250ms (max) for the heads to become securely parked on the ramp after a spin down condition is generated.

5-1-4-10. Compatibility

The Hard disk drive powers up in the translate mode of 615 cylinders, 4 heads, 17 sectors. To utilize the Native mode of 615 cylinders, 2 heads, 34 sectors the BIOS must send the appropriate parameters during the Initialize Drive Parameters command (refer to the chapter concerning command descriptions).

5-2. Specifications Summary

5-2-1. Capacity	· ·
Formatted	21.4 MBytes
	e di 1918 di serie dan serie de la serie d
Actuator Type	Rotary Moving Coil
Number of Disks	1 Constant Maria and Constant States and
Data Surfaces	2
Data Heads	en et autorige de la composition de la Composition de la composition de la comp
Servo System	entre de la padrica, el construir el cada de la cada de la construir de la cada de la construir de la cada de Anti Embédded e la construir y que la construir de la cada de la construir de la construir de la cada de la const
	16 15 Bab territoria a alta and b
Track Capacity	17,408 bytes
Bytes per Block	512
Blocks per Track	34 - 1 - 1 - 2 - 1 - 2 - 2 - 2 - 2 - 2 - 2
Blocks per Drive	41,820

1.

5-2-3. Performance

Seek limes	
Track to Track	8ms
Average	23ms
Maximum	45ms
Average Latency	9.1 ms
Rotation Speed	3,307 RPM
Controller Overhead	1ms
Data Transfer Rates	14 S.
To/From the Buffer-	
Burst (max)	•
Sustained	4.25MB/sec
To/From the Media	1.25MB/sec
Start Time	2 sec (typical)
Stop Time	NA (refer to functional description)
Interleave	Programmable

5-2-4. Read/Write

Interface	AT or XT 50 pin
Recording Method	2 of 7 RLL Code
Track Density	1,350 TPI
Recording Density (ID)	38,452 BPI
Flux Density (ID)	25,634 FCI

5-2-5. Power Requirements

Typical Power Dissipation

Spin Up	3.50 watts (peak)
Ready	1.10 watts (peak)
Seeks	1.25 watts
R/W	2.50 watts
Power Save Mode	0.70 watts
Standby Mode	0.05 watts

DC Input

+5 Volts±5% D.C., 1 amp max. Maximum ripple allowed is 2% with equivalent resistive load



5-2-6. Physical Characteristics

Outline Dimension	0.60"x2.75"x4.00"
	(15.2mmx69.9mmx101.6mm)
Weight	6.35 ounces (180 grams)

5-2-7. Environmental Characteristics

Temperature

iemperature	
Operating	5°C to 55°C
Non-Operating	-40'C to 70'C
Thermal Gradient	20°C/hour max
Humidity	
Operating	10% to 90% non-condensing
Non-Operating	10% to 90% non-condensing
Max Wet Bulb	30°C
Altitude (relative to sea level)	
Operating	-1000 to 10,000 feet
Non-Operating (max.)	40,000 feet

5-2-8. Reliability and Maintenance

MTBF	20,000 POH
MTTR	5 minutes typical
Start/Stops	250,000
Preventive Maintenance	None
Component Design Life	5 years
Data Reliability	<1 non-recoverable error in 10 ¹² bits read

5-2-9. Shock and Vibration

Shock	(1/2 sine pulse, 11 ms duration)
Non Operating	100G
Operating	5G
Vibration	(swept sine, 1 octave per minute, 10-400Hz)
Non Operating	5G peak to peak
Operating	1G peak to peak
	(without non-recoverable errors)

5-2-10. Magnetic Field

An externally induced magnetic flux density may not exceed 10 gauss as measured at the external drive surface.

5-2-11. Acoustic Noise

Sound pressure level at 1 meter -- 39 dBA.

5-2-12. Safety Standards

The Hard disk drive is designed to comply with relevant product safety standards such as:

UL 478 Electronic Data Processing Units and Systems

CSA C22.2 No. 154 Data Processing Equipment

VDE 0804 Regulations for Telecommunications Apparatuses including Information Processing Equipment

IEC 435 Safety Requirements for Data Processing Equipment

5-2-13. Mounting Configurations

The features which allow greater shock and vibration tolerance include the dynamically loaded heads, a fully balanced rotary actuator, and the low overall mass and weight of the drive and moving masses.

The drive may be mounted in any attitude. It can be mounted either from the side or the bottom using four M2X.4 screws as shown in Fig. 5-3.

Adequate ventilation must also be provided to the drive to ensure reliable operation over the specified operating temperature range.




Fig. 5-3 Mounting Specifications/Dimensions

PC-6220

5-3-1. Signal description is the Destination of the Set

The following table describes all of the pins on the 50 Pin Interface Connector (J1) in AT Mode. AT Mode is designated by pin 44

	<u>na se de la companya de la seconda de la</u>	710	<u>in an an</u>
I/O PIN	SIGNAL	,I/O PIN	SIGNAL
<u>.a h01 av</u> r		02	GND of the state for all sales
03	+HOST DATA 7	04	+HOST DATA 8
05	+HOST DATA 6		+HOST DATA 9
07	+HOST DATA 5	08	+HOST DATA 10
09	+HOST DATA 4	10	+HOST DATA 11
11	+HOST DATA 3	12	+HOST DATA 12
13	+HOST DATA 2	- 14	+HOST DATA 13
15	+HOST DATA 1	16	+HOST DATA 14
17	+HOST DATA 0	18	+HOST DATA 15
19.	GND	20	KEY
21	Not Used	22	GND
23	-HOST LOW	24	GND
25	-HOST IOR	26	GND
27	Not Used	28	Not Connected
29	Not Used	- 30	GND
31	+HOST IRQ	32	-HOST IO16
33	+HOST ADDR1	34	-HOST PDIAG
35	+HOST ADDR0	36	+HOST ADDR2
37	-HOST CSO	38	-HOST CSI
39		40	GND
41	+5V Supply	42	+5V Supply
43	+5V Return	(s) 44 , ⊞ 1	+AT/XT
45	+5V Return	46	+5V Supply
47	+5V Return	48	+5V Supply
49	+5V Return	50	+5V Supply

SIGNAL NAME		PIN	DESCRIPTION
-HOST RESET	0	01	Reset signal from the Host system which is active low during power up and inactive thereafter.
GND	_	02	Ground between the drive and the Host.
+HOST DATA	1/2	03–18	16 bit bi-directional data bus between the Host and the drive. The lower 8 bits HD0 – HD7 are used for register & ECC byte access. All 16 bits are used for data transfers. There are tri-state lines with 24 ma drive capability.
GND	-	19	Ground between the drive and the Host.
KEY	_	20	An unused pin clipped on the drive and plugged on the cable. Used to guarantee correct orientation of the cable.
Not Used	_	21	Not Used
GND		22	Ground between the drive and the Host.
-HOST IOW	0	23	Write strobe, the trailing edge of which clocks data from the Host data bus, HD0 through HD15, into a register or the Data register of the drive.

		·	
SIGNAL NAME	DIR	PIN	DESCRIPTION
GND	17	24	Ground between the drive and the Host.
-HOST IOR	- O-	25 0.000	Read strobe, which when low enables data from a drive register onto the Host data bus, HD0 through HD15. The trailing edge of -HOST IOR latches data from the drive at the Host.
GND		26	Ground between the drive and theory Host,
Not Used	—	27	Not used
Not Connected		28	Not connected
Not Used		29	Notused
GND	-	30	Ground between the drive and the Host.
+HOST IRQ		31	Interrupt to the Host system, enable only when the drive is selected, and the Host activates the -IEN bit in the Digital Output register. When the -IEN bit is inactive high, or the drive is not selected, this output in a high im- pedance state, regardless of the state of the IRQ bit. The interrupt is set when the IRQ bit is set by drive microcontroller. IRQ is reset to zero by a Host read of the Status register or a write to the Command register. This signal is a tri-state line with 24
-HOST IO16	1	32	ma drive capacity. Indication to the Host system that the 16 bit data register has been ad- dressed and that the drive is prepared to send or receive a 16 bit data word. This line is tri-state line with 20 ma drive capacity.
-HOST PDIAG		34	Passed diagnostic. Output by the drive if it is the slave drive. Input to the drive if it is the master drive. This low true signal indicates to a master that the slave has passed its internal diagnostic command.
+HOST A0,A1,A2	0	35,33, 36	Three bit binary coded address lines used to select the individual registers in the task file.
-HOST CS0	0	37	Chip select decoded from the Host ac dress bus. Used to select low-order Host accessible registers.
-HOST CS1	0	38	Chip select decoded from the Host ad dress bus. Used to access the three high order registers in the Task File.
-ACTIVE]	39 1,0000	Signal from the drive used to drive an active LED whenever the disk is being accessed. This signal is active low when the drive is busy and has a drive capability of 48 ma.
GND	-	40	Ground between the drive and the Host.
+AT/-XT		44	When connected to +5V or left open this signal will enable AT Mode.
+5V SUPPLY	· .	41,42, 46,48, 50	+5V Volt drive supply
+5V RETURN		12 15	+5V Volt P.S. ground




5-4-1. POWER COMMANDS

- At any given time the drive can be in one of three power modes: Active: The drive is either reading, writing, seeking, or is ready and idle on track awaiting the next command.
 Power Save: The drive is spinning, the heads are over the media but not necessarily on track. To recover typically requires 100 ms.
 Standby: The drive is spun down. Typically 2 seconds are required to recover from this mode.
- Commands are available to move between the modes as required to reduce power consumption.


Chapter 6. LCD (LM64N671)

6-1. Structure

Structure: The 640 x 480 full dot liquid display graphic display unit consists of an LCD panel, electronic component printed circuit board, and the film carrier LSI that electrically connected.



6-2. BLOCK DIAGRAM



6-3. Specification

Tbl. 6-1

ltem	Characteristics	Unit
*1 Physical dimensions	244(W) x 195(H) x 7MAX(D)	mm
Effective display area	205(W) x 155(H)	mm
Display format	640(W) x 480(H) full dot	
Dot size	0.28 x 0.28	mm
Dot space	0.03	mm
*2 Dot color	White #3	-
*2 Background color	Black	-
Weight	About 240	g

- *1: The physical dimensions of the unit excludes the LCD sealed portion.
- *2: The color of the LCD panel may vary according to the environmental temperature due to the characteristic of the LCD panel.
- *3: Data "H" \rightarrow ON=white When the RV line Data "L" \rightarrow OFF=black is open.

Negative logic is established when the RV line is connected to the VDD line.

6-4. Absolute maximum rating

(1) Absolute electrical maximum rating

Tbl. 6-2

ltem	Symbol	Mini- mum	Maxi- mum	Unit	Note
For logic circuit	V _{DD} - V _{SS}	0	6.0	V	Ta = 25°C
For liquid crystal drive circuit	VDD - VEE	0	33.0	v	Ta = 25°C
Input voltage	Vin	0	VDD	v	Ta = 25°C
For liquid crystal drive	V _{DD} – Vo	0	28.0	V	Ta = 25°C

(2) Environmental requirements

Tbl. 6-3

	Storage		Oper	rating		
ltem	Mini- mum	Maxi- mum	Mini- mum	Maxi- mum	Note	
Tempera- ture	–25°C	+60°C	0°C	+45°C		
Humidity	NOT	E(1)	NOT	Ē(1)	Free of moisture condensa- tion	

NOTE(1): Ta \leq 40°C ... 95%RH, max.

Ta > 40°C ... Absolute humidity must be 59%RH with Ta=40°C.



6-4. Electrical characteris	tics %. Toosi		ి గ చారి ఇచ్		11500	
(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)		, Ober eye by Letter a bound (Tbl. 6-4 , yetter y (better) endpriced	a navy Vite	in an vita di na anta an na anta an na anta anta na anta ant	na na San Na San	filotio El Millo
ltem	Symbol	Condition	Minimum	Maximum	Unit	Note
For logic circuit supply voltage	VDD - Vss		4.75	5.0	5.25	V
For liquid crystal drive circuit supply vol age			TBD	TBD	TBD	V
Liquid crystal drive voltage	V _{DD} – Vo	(NOTE)	· 18.0 - 1	21-2-	25.7	V _1
	. Vin	High level	0.8V _{DD}	_	VDD	v
Input voltage	•	Low level	0	_	0.2V _{DD}	V
	·····	High level			25	μA
Input leak current house		Low level	-25	1999 - 1999 -	91 - 1 199 191 - 1 199	μÀ
For logic circuit supply current	IDD	V _{DD} =5V, V _{DD} -V _O =F=75Hz 21.2V	. Cou <u>n</u> e R	25	35	mA
For liquid crystal circuit supply current	FE	High frequency pattern		15	25	mA

NOTE: The view angle (θ) of a maximum contrast may be obtained by changing the liquid crystal drive voltage (V_{DD}--V₀). Maximum and minimum limits of the rating show the maximum and minimum voltages at the operating temperature range (O°C--45°C). "Standard" shows the nominal voltage.

Pd

(2) Input capacity

Power consumption

Tbl. 6-5

Signal nameInput capacityS40pF TYPCP1250pF TYPCP2200pF TYPUDO-UD3200pF TYPLDO-LD3200pF TYP

(3) Interfacing signals

[1] Connector 1 (IL-Y-15P-S15L2-EF)

Pin No.*	Symbol	Function	Active signal level
1	s	Scan start	"]-("
2	CP1	Input data latch	H→L
3	CP2	Data input lock	H→L
4	BLoff	Backlight control	Connected with the pin-2 of connector 2
5	V _{DD}	Logic circuit power supply (+5V)	-
6	Vss	Ground potential	-
7	VEE	Liquid crystal drive power supply ()	-
8	DUQ	Display data (upper half)	H(ON), L(OFF)
9	DU1	is .	10 .
10	DU2	n .	11
11	DU3	710	10
12	LD0	Display data (lower half)	H(ON), L(OFF)
13	LD1	"	ri
14	LD2	n	10
15	LD3	17	11

600

m₩

900

Tbl. 6-6

and i



[2] Connector 2 (IL-Y-5P-S15L2-EF)

Pin No.*	Symbol	Function	Active signal level
1	RV	Logic reverse con- trol signal	Open or shorted with VDD
2	BLoff	Backlight control	Connected with the pin-4 of connector 1
3	V _{DD}	+5V	Must be connected
4	Vo	Liquid crystal drive- voltage	with the contrast calibration circuit
5	Vee	Liquid crystal supp- ly voltage ()	

Tbl. 6-7

6-5. Driving method

1) Circuit configuration

Fig.6-2 shows the block diagram of the circuit configuration.

2) Display configuration

To obtain high contrast display by decreasing the duty, the area of 640×480 dots display is divided into two sectors, each sector (640×240 dots) is driven by 1/240 duty.

3) Input data and control signals

The LCD driver is 80-bit LSI that consists of latch circuit and LCD drive circuit.

A 4-bit parallel data is supplied to one line (640 dots) of both display sectors at a time, starting from the upper left corner of the display, via the shift register with the clock pulse CP2.

Upon receiving one line input data (640 dots), 640 signals are latched as parallel data at a high to low transition of the latch signal CP1 to supply dot drive signals corresponding to 640 electrodes of the LCD panel.

Since the scan start signal S sent to the scan signal drive circuit has been transferred to the first line of the scan electrode, the contents of the data signals are displayed on the first line of the display screen by a combination of the LCD scan electrode and the voltage added to signal electrode.

While the first line display data are being displayed, the second line data are received. Upon transferring the 640 dots data and latched at a high to low transition of CP1, the second line data are now displayed.

When data transfer is repeated down to the 240th line in this manner using the multiplex mode from the upper to lower lines, a single cycle of a full data display (1 frame) is completed, then again starts to accept the data from the first line. The scan start signal S is a horizontal electrode drive signals.

To avoid display flicker for this model, the operation with the frequency shown in the table next is recommended.

If a DC voltage was added to the LCD panel, a chemical reaction takes place in the liquid crystal of the LCD panel which may result in LCD fatigue. The driving waveform must be reversed in a certain cycle to avoid the generation of such a DC voltage. This is performed by the async M signal circuit which converts the driving waveform into AC signal M.

Source frequency	50	60	50/60
Operating frequency	50±1	60±1	72±1

(Unit: Hz)

On account of the characteristics of the CMOS driver LSI, the power consumption of the unit increases proportionate to the increase of the CP2 clock frequency. Therefore, to decrease the CP2 clock data transfer speed, the driver LSI incorporates the system to 4 bits transfer parallel data through 4 shift registers. Use of this LSI abates the power consumption of the unit.

For this circuit configuration, a 4-bit display data are supplied from data input lines of UD0~3 for the upper half and DL0~3 for the lower half.


Aside from this, a data input bus line system is adopted for less power consumption. With this system, data inputs from LSI function only when appropriate data are sent.

The following shows the a full screen signal electrode data inputs and the driver LSI chip select functions.

First, when the driver LSI at the left is selected to send 80-dot data (20CP2), the right side driver close to it is selected. This action continues until the data have been sent to the driver LSI at the right. This process takes place at the same time with the signal electrode drive LSI for both screen sectors.

In this manner, data for both screen sectors are supplied through the 4-bit bus line one at a time.

Because this graphic display unit does not have the internal refresh RAM, it is necessary to supply the data and its timing pulse.



second horizontal dot.

Fig. 6-5 Dot chart of Display Area



CHAPTER 7. POWER SUPPLY UNIT

7-1. Technical characteristics

Section and section 1) Inputs: a block والمراجع والمراجع i) AC adaptor input Rated voltage: 15.3V

114.1

a male suggest blace

Working voltage range: 14.24-16.5V

ii) Battery input

a ad a Rated voltage: 9.6v

Working voltage range: 8.0-12.8V 2007 N. C. W. States and S. Shares and

2) Outputs

i) Output na shilaton ay shiri anah sa

	_	1999 A. A. A.	a statu (a trans	
Circuit			-24V VLCD	*1 VBT
Rated load	2.12A	*2 0.1A	0.022A	2.7W

*1: VBT is an input voltage through circuit.

*2: VBul is battery backed up.

If Vcc is not, the load current is 0.01A.

ii) Recharge output

There are two modes of recharge; quick recharge and trickle recharge, which gets in action when the power is off to the personal computer.

Mode	Quick recharge	Trickle recharge
Charge current	0.78A	0.045A
Charge time	2 Hr	Continuous

7-2. Operational description

This DC/DC converter consists of two boards; one of which is the control PWB and the other is power supply PWB.

2-1) Input filter

Fig.7-1 shows the input filter.

It is a high pass type filter that consists of CL1, CL2, and C2. Noise on the input line, radio interference from within the converter, and conduction noise are suppressed in this circuitry.




Fig. 7-1

2-2) 5V, VCC circuit (Charles Marker all and and a ** . * ·· · ...

Fig.7-2 shows the 5V, VCC circuit.

11 8~16.5VDC supplied from the AC adaptor or the battery is dropped to 5V in TR4 to supply the regulated 5V. The transistor TR4 is switched at 110KHz using the control signal from IC1 of the control PWB to convert the DC input into high frequency square waveform, then rectified and smoothed by D2, L2, and C10.

Reference in

To regulate the output voltage, a fluctuation in the supply line is detected and divided by means of the resistors R1, R2, and VR1 within the control PWB which is then sent to the comparator input in IC1 where the ON width of TR4 is controlled by the drive signal that error amplified by the error amp within IC1.

On and off of Vcc is controlled by CPU (IC5).





Fig. 7-2




PC-6220

2-3) 5V, VBu1 circuit

Fig.7-4 shows the 5V, VBu1 circuit.

For VBu1, the VCC output and the 3-pin regular IC3 outputs are OR-ed by the diode using DS1. If VCC was present, the VCC voltage is sent out straight. If not, output is obtained from IC3.

It has relationship of IC3 output < V_{CC} .




2-4) -24V, VLCD circuit

Fig.7-5 shows the -24V, VLCD circuit.

Current flowing in the ON period of TR4 of the Vcc circuits charged in the primary circuit coil and released from the secondary circuit coil during the off period, to supply energy to the load.

A square waveform generated in the secondary side coil L2 is rectified and smoothed by D3 and C22 to obtain the DC current of about 40V. This then dropped to -24V by th 3-pin regulator IC4 to be used as the LCD power supply.



2-5) VBT circuit

Fig.7-5 shows the VBT circuit.

VBT is an input through circuit from which derived the voltage same as the DC input. F1 is a short circuit protect fuse.

2-6) Recharge circuit


There are two types of the recharge circuits; the quick recharge circuit that operates when the switch S1 is off and the trickle recharge circuit which the current flows at all times during the time the AC adaptor is used.

i) Quick recharge circuit

With the IC1 drive signal within the power supply PWB is switched at about 50KHz using TR1 which is then rectified and smoothed by D4, L1, and C3 to recharge the battery.

Recharge of the battery is entirely controlled by IC5 within the control PWB.

When AC input is added to the AC adaptor, the current is kept supplied to the battery via R9.




台


2-7) Interface circuit and signals

PC-6220




7-3. Troubleshooting







3-3)




3-4)






.

- 43 -



PC-6220




PC-6220

CHAPTER 8. KEYBOARD (CE-621NK)

8-1. Input/output data

1) Start/stop, half-duplex transfer mode for the clock and data lines.



3) Transmit rate

For both send and receive, it depends on the clock signal sent from the keyboard which will be 14300bps.

4) Output

The output (data, clock) is directly connected with the 80C52 controller.

8-2. Data send/receive control

Prior to sending and receiving of data on the keyboard, the clock and data lines are checked of their conditions.

Clock	Data	
1	1	Keyboard data ready to send
1	0	Keyboard data receive request
0	0 or 1	Send/receive disabled
	0 Low	1 High

NOTE: After completion of the keyboard data, "1" is sent onto the clock and data signal lines.

1) Keyboard data output (KB-Host)

If there is data in the keyboard internal buffer with a high state of clock and data, these signals are driven in the timing shown separately to send the data. In case the clock signal is at a low (0) with "1" sent on the clock line, that is, the clock (0) is send by the host, the clock and data signals are fixed to "1" and the data output is interrupted.

2) Keyboard input (Host→KB)

If clock is at a high (1) and the data low (0), the host assumes that data is going to be sent to the keyboard, and the clock signal is driven in the timing separately shown and data are received in synchronization with it.

If a parity or framing error is involved, the RESEND command is issued from the keyboard and becomes ready for an input again.

8-3. Key code

A key code is sent to the FIFO buffer in the keyboard and the contents of FIFO are sent when it becomes ready to send after handshake. The SET 2 mode is established after the power was turned on. The key code can be selected by the SELECT SCAN command (FO, 00~03) and it is possible to select SET 1, SET 2, and SET3 for the output code. Except for special code keys shown in a separate listing, it produces a "MAKE" code and a "BREAK" code.

Set	1	mode

Make code Value in th	e code table i byte
Break code Value in ti	he code table + 80hex 1 byte

Example: MAKE code = 20 hex produces BREAK code = A0) hex Set 2, Set 3 mode

Make code Value in the code table 1 byte

1st Break codeF0hex

2nd Break code Value in the code table 2 byte


Example: MAKE code = 20 hex produced BREAK code = F0, 20 hex

NOTE: If a key code that needs to be sent is occurred when the FIFO buffer is fully occupied, the OVERRUN code is provided after waiting until a vacancy is obtained in the buffer, then the key code is set. In this event, either MAKE/BREAK code may not be lacking.

8-4. Repeat operation

When the same key is kept depressed, it produces the key code repeatedly sent to the FIFO buffer. The following is established for the repeated key.

If the same key was kept depressed, that particular key code is repeated to issue and stored in the FIFO buffer. All keyboard keys are subject to this in the SET 1 and SET 2 modes, except for the SET 3 mode where the following keys are effective for repeat.



Repeat takes place in the following sequence.

- 1. Wait for depression of a repeat (TYPEMATIC) key.
- When a TYPEMATIC key is pressed, the MAKE code of that key is stored in the output buffer.
- Step 2 is repeated until the MAKE code is accepted to the output buffer.
- 4. The key by which the MAKE code is produced is temporarily stored in the latest output buffer.

-46-=



- 5. It waits for the time TDelay that programmed by the SET TYPEMATIC RATE/DELAY command. If a new key depression was made in this period, it returns to Step 2. If the key that stored the key code latest in the output buffer is released, it returns to Step 1 after storing the BREAK code of that key in the output buffer. If the other key than that stored the MAKE code latest in the output buffer is released, the BREAK code of that key is stored in the output buffer.
- If the key that stored the MAKE code latest in the output buffer without a new key depression, the MAKE code that temporarily stored is sent to the output buffer.
- 7. It waits for the repeating time TRep that programmed by the SET-TYPEMATIC RATE/DELAY command. If a new key is pushed in this period, it returns to Step 2. If the key that stored the MAKE code latest in the output buffer, the BREAK code of that key is stored in the output buffer and returns to Step 1. If a key other than stored the MAKE code latest in the output buffer is released, the BREAK code of that key is stored in the output buffer.
- 8. If the key that stored the MAKE code latest in the output buffer is released without a new key depression, it returns to Step 6.

8-5. Fn key

Operational description

The Fn key (key No.128) is the key employed to emulate the 24 key which was removed from the IBM AT 101/102 keyboard in regard to the US, GE, and UK keyboard. It is also used to generate the key code that expanded from the original 101/102 keyboard.


Key code shown next will be issued when the following key is pressed while depressing the Fn key or the Fn key is pressed while the following key is depressed.

		hbination board)		Emulation key (AT101/102 keyboard ke	y No.)
Fn	+	7/&	(Key No. 8)	7(Ten key for Number)	(91)
Fn	+	8/*	(9)	8(Ten key for Number)	(96)
Fn	+	9/((10)	9(Ten key for Number)	(101)
Fn	+	0/)	(11)	*(Ten key)	(100)
Fn	+		(14)	Ins(Ten key for Cursor)	(99)
Fn	+	(HackSpace)	(15)	Del(Ten key for Cursor)	(104)
Fn	+	U	(23)	4(Ten key for Number)	(92)
Fn	÷	1	(24)	5(Ten key for Number)	(97)
Fn	+	0	(25)	6(Ten key for Number)	(102)
Fn	+	9	(26)	-(Ten key)	(105)
Fn	+	J	(37)	1(Ten key for Number)	(93)
Fn	+	;/:	(40)	+(Ten key)	(106)
Fn	+ '	Li(Enter)	(43)	Enter(Ten key)	(108)
Fn	+	M	(52)	O(Ten key for Number)	(99)
Fn	+	/>	(54)	(Ten key for Number)	(104)
Fn	÷	//?	(55)	/(Ten key)	(95)
Fn	+	←	(79)	Home(Cursor key)	(80)
[fn]	+	<u>^</u>	(83)	PageUp(Cursor key)	(85)
Fn	+	↓	(84)	PageDown(Cursor key)	(86)
Fn	+	·→	(89)	End(Cursor key)	(81)

Key combination (US keyboard)		Emulation key (AT101/102 keyboard ke	y No.)
Fn + Esc	(110)	Blank/5(Ten key for Cursor)	(97)
Fn + F1	(112)	F11	(122)
Fn + F2	(113)	F12	(123)
Fn + F3	(114)	←(Ten key for Cursor)	(92)
Fn + F4	(115)	\rightarrow (Ten key for Cursor)	(102)
Fn_ ± F5	(116)	↑(Ten key for Cursor)	(96)
Fn + F6	(117)	↓(Ten key for Cursor)	(98)
Fn + F7	(118)	PageUp(Ten key for Cursor)	(101)
Fn + F8	(119)	PageDown(Ten key for Cursor)	(103)
Fn + F9	(120)	Home(Ten key for Cursor)	(91)
Fn + F10	(121)	End(Ten key for Cursor)	(93)
Fn + Ins	(75)	Num Lock	(90)
Fn + Del	(76)	Scroll Lock	(125)
Fn + SysReq	(124)	Print Screen	(124)
Fn + Setup	(127)	Alternate Setup	(NEW)
Fn + Pause	(126)	Sleep	(NEW)

8-6. Typing timing

1) Normal typing timing



Ts: 10-20msec (NOTE)

But, if it is shorter than the time required to prevent chattering by TD, the order of outputs "A" and "B" may be inverted depending on the sequence of sampling.

NOTE: For this period is required to prevent chattering and is the parameter that may vary according to keyboard mechanical characteristics. The parameter shown above is the one when the bounce convergence time.


Shown below is the expression to obtain Ts.

Min Ts = Maximum bounce convergence time

Max Ts = 2 x (maximum bounce convergence time)

2) Power on timing with a key depression or key a code output timing at RESET command input

When power is turned on with a key depressed or the key code of the key pushed after sending the BAT completion code (AAH) is sent after the RESET command has been processed.



8-7. Input/output commands

1) Input command (host-keyboard controller)

When a command given in the command list is inputted, the process takes place. The response signal to the host should be returned within 20msec, except for the response to the RESET command. If there is no such a command, the RESEND command is returned to the host.

2) Output command (keyboard controller-host)

The keyboard controller sends the command code to the host except the key scan code.

71

3) Newly employed command codes

ENABLE SLP command	DISABLE SLP command	
	ENABLE SLP command	
RESET SLP commandE0 hex	RESET SLP command	E0 hex
SET SLP command		

8-8. N-key rollover

The keyboard controller itself does the N-key rollover. A resistance method matrix is used for the key matrix, and the return data is sent to the controller via the rollover chip (VHi3JD2CA1A-1) made by Alps. Because of this, a complete N-key rollover may not be attained owing to the limit to the key numbers, it has been so made as to secure the 10 key rollover. Adoption of the N-rollover chip would not generate the overrun code caused by multiple key depression.

анного но селото с Со Даво са Состра Собора Сопеско на селото с Даво на селото траница со дабление представа да во селото Сопеска Собора и из селото предста а во селото селото со селото с селото селото се со состо со состо селото селото с

e di Letegoverna palma in cam e su dia di sedi-

	le key depression including the tion key
In case a nor	mal key is pressed while the emulation key is being hat the normal key is released first.
la de las de Audelas A Released	i baraya, seber neber sebera (kuliya, sebera) sanagati ma
Fn key or NUM LOCK key Release	<u>a en denning og en tel A</u> Pressed denning for tel al g <u>od og bolger</u> Brade fan AMA over en ser fan den for terned groef af 1999 -
Emulation key	Pressed
Normal keÿ	Langel (1997) And President State (1997) State (1997) Street and Data (1997) State (1997) State (1997) State (1997)
Buffer set - 1 and an and a set of the set o	
a Boardson Ada Station	Brindetion Key: The Contract C
· · · ·	Emulation MAKE MAKE code BREAK code Emulation BREAL code:

Fig. 8-5

(2) When the normal key is pressed while the emulation key is being pressed and that the emulation is released first.





Fig. 8-6

(3) When the normal key is released while the emulation key is being depressed and that the Fn key, emulation key, and normal key are released in this order.





(4) When the normal key is pressed while the emulation key is being pressed and that the Fn key, normal key, and emulation key are released in this order.




Fig. 8-8

(5) When the normal key is pressed with the shift key while the emulation key is being pressed and that the normal key, shift key, and emulation key are released in this order.





Fig. 8-9

(6) When the normal key is pressed with the shift key while the emulation key is being pressed and that the emulation key, normal key, shift key, and Fn key are released in this order.



(7) When the normal key is pressed with the shift key while the emulation key is being pressed and that the normal key, emulation key, and shift key are released in this order.




Fig. 8-11



PC-6220_

8-10. Resistor membrane method

(1) Configuration

- The resistor membrane N-key rollover circuit consists of:
- ① a membrane switch that has the resistor matrix (printed),
- 2 scan circuit that convert the unselected row to ground level, and,
- ③ comparator that recognizes the receive signal level.




Fig.2 Resistor membraine N-key configuration

(2) Operation




Fig.3 Theoretical drawing


(2)-1 Removal of phantom key by line separation

- Each key switch constitutes a serial matrix resistors RA1~R2B.
- Using those resistors, the not selected by the scan pulse is set to ground level.
- This way, line is isolated in terms of circuits (see Fig.3 Equivalent circuit).
- So, there would be no phantom key generated caused by line to line interference as seen in the conventional configuration.

(2)-2 Receive signal level recognition

- With this method, there would be no generation of phantom key caused by line to line interference.
- But, if there was a rollover operation in the same line of the matrix, the scan pulse peak value VIN is divided by the matrix resistors R1A and R1B to decrease the receive level.
- So, the comparator KM1 (KM2) is used to recognize the level.
- So, if assumed that occurrence of comparator threshold value Vref as many as the maximum rows of the matrix rows, the N-key rollover can be attained by setting it to the minimum receive level.

(a) A second a second second with the second with the second second at the second s






CHAPTER 9. EXPLANATION OF LSI SIGNAL

9-1. 80C287 80-Bit HMOS NUMERIC PROCESSOR EXTENSION (80C287)

- High Performance 80-Bit Internal Architecture
- Implements Proposed IEEE Floating Point Standard 754
- Expands iAPX 286/10 Datatypes to Include 32-, 64-, 80-Bit Floating Point, 32-, 64-Bit Integers and 18-Digit BCD Operands
- Object Code Compatible with 8087
- Built-in Exception Handling
- Operates in Both Real and Protected Mode iAPX 286 Systems

- 8x80-Bit Individually Addressable, Numeric Register Stack
- Protected Mode Operation Completely Conforms to the IAPX 286 Memory Management and Protection Mechanisms
- Directly Extends IAPX 286/10 Instruction Set to Trigonometric, Logarithmic, Exponential and Arithmetic Instructions for All Datatypes
- Compatible with 80386 CPU
- Available in EXPRESS—Standard Temperature Range
- Available in 40 pin-Cerdip package (see Packaging Spec: Order #231369)

The Intel[®] 80C287 is a high performance numerics processor extension that extends the iAPX 286/10 architecture with floating point, extended integer and BCD data types. The iAPX 186/20 computing system (802C86 with 802C87) fully conforms to the proposed IEEE Floating Point Standard. Using a numerics oriented architecture, the 80C287 adds over fifty mnemonics to the iAPX 286/20 instruction set, making the iAPX 286/20 a complete solution for high performance numeric processing. The 80287 is implemented in N-channel, depletion load, silicon gate technology (HMOS) and packaged in a 40-pin cerdip package. The iAPX 286/20 is object code compatible with the iAPX 86/20 and iAPX 88/20.



NOTE: NC PINS MUST NOT BE CONNECTED.

Fig. 9-2, 80C287 pin configuration

Fig. 9-1. 80C287 block diagram



Table 9-1. 80C287 pin description (*) 121 ST 13 St 2011 TON ALLO 13 ST 2012 ST 420

Symbol	Туре	Name and Function		
CLK Land the second state of the second state		Clock input: this clock provides the basic timing for internal 80C287 operations. Special MOS level inputs are required. The 82284 or 8284A CLK outputs are compatible to this input.		
		Clock Mode signal: indicates whether CLK input is to be divided by 3 or used directly. A HIGH input will cause CLK to be used directly, this input may be connected to Vcc or Vss as appropriate, this input must be either HIGH or LOW 20 CLK cycles before RESET goes LOW.		
RESET	in the second s	System Reset: causes the 80C267 to immediately terminate its present activity and enter a dormant state. RESET is required to be HIGH for more than 480287 CLK cycles. For proper initialization the HIGH-low transition must occur no sconer than 50 μ s after V _{CC} and CLK meet their D.C. and A.C. specifications.		
D15-D0		Data: 16-bit bidirectional data bus. Inputs to these pins may be applied asynchronous to the 80287 clock.		
BUSY		Busy status: asserted by the 80287 to indicate that it is currently executing a command.		
PEREQ O		Error status: reflects the ES bit of the status word. This signal indicates that an unmasked error condition exists.		
		Processor Extension Data Channel operand transfer request: a HIGH on this output indi- cates that the 80C287 is ready to transfer data. PEREQ will be disabled upon assertion of PEACK or upon actual data transfer, whichever occurs first, if no more transfers are re- quired.		
PEACK	1	Processor Extension Data Channel operand transfer ACKnowledge: acknowledges that the request signal (PEREQ) has been recognized. Will cause the request (PEREQ) to be withdrawn in case there are no more transfers required. PEACK may be asynchronous to the 80287 clock.		
NPRD	I	Numeric Processor Read: Enables transfer of data from the 80287. This input may be asynchronous to The 80C287 clock.		
NPWR	i	Numeric Processor Write: Enables transfer of data to the 80C287. This input may be asynchronous to the 80C287 clock.		
NPST, NPS2 I		Numeric Processor Selects: indicate the CPU is performing an ESCAPE instruction. Con- current assertion of these signals (i.e., NPS1 is LOW and NPS2 is HIGH) enables the 80C287 to perform floating point instructions. No data transfers involving the 80C287 will occur unless the device is selected via these lines, these inputs may be asynchronous to the 80C287 clock.		
CMD1, CMD0	1	Command lines: these, along with select inputs, allow the CPU to direct the operation of the 80C287. These inputs may be asynchronous to the 80C287 clock.		

9-2. SC9889

9-2-1. General

This LSI incorporates two 82C59A interrupt controllers, 82C54 timer, 82C50 UART, and CMOS RAM, with a random gate to control the system operation and pseudo-SRAM control based on the AT/AX architecture.

Features

AT/AX compatible machine system controller

Internal peripheral controller	
82C59A interrupt controller	x 2
82C54 timer	x 1
82C50 UART	x 1
	82C59A interrupt controller 82C54 timer

Internal 2KB CMOS RAM

٥	AT/AX compatibility 80C286 interface Clock control Ready control Reset control Command generator Data control Hold control 80C287 interface Interrupt control by the 82C59A (internal = 3, external = 14) System timer, refresh request, and speaker tone generation by 82C54 RS-232C interface by 82C50 Modem control RTC interface Including 2KB CMOS RAM Pseudo-SRAM control (conventional memory, extended memory, EMS memory)
0	Port-B control Special functions
	Sleep function Power save function

Interface power off • 184-pin QFP

Resume function (not used for the PC-6220)

MA14~17 CE0~CE3 AS.DS,R/W CSRTC IRQ1,3~8N INTR SP NMI IOCHCK RS-232C CCE0~CCE3 9~15 signal Latch ⇒хао~9 A0~A9 A14~A23 P-SRAM ALE control Gate Interrupt control EMS control 2KB 8259 8259 8254 8250 PORT B ٦'n RTC RAM control D0-Port Buffer __) x do~7 Đ8 Port Port Port Port Port Hold Ready Command Data Reset control control control generator control Address Sleep Timer Timer Timer decoder control Resume/ Clock Power save Interfase power supply control control power off control V | ↓ Ţ ¥ Ŷ ↓ ↓ READY SO MEMR CLK14M PROCLK POWGOOD RESCPU LCDCNT RSMSW VCCCNT VIFCNT MEMCS16 AEN CS8042 HLDA HOLD OWS PWRDN1 ONRSM PWRDN2 IOCS16 HRQ HACK IOCHRDY S1 MRMW CLK24M SYSCLK RESET BHE M/IO IOR IOW MASTER ALE

PC-6220

9-2-3. Signal description

Signal name	IN/OUT	Function	
CLK14M	IN	A 14.31818MHz clock input used for the CPU clock and also used for the timer clock after dividing it to 1/12.	
CLK24M	IN	A 23.9616MHz clock input used for the CPU clock and also used for the 82C50A UART clock after divi	
SYSCLK	OUT	I/O slot strobe signal. A 1/2 CLK14M or 1/4 CLK24M is delivered.	
PRCLK	OUT	CPU clock. A CLK14M or CLK24M input or 1/2 CLK24M is delivered with the clock selection.	
S1-0	IN .	Bus cycle status signal input from the CPU.	
MIO	OUT	Memory and I/O select from the CPU.	
ALE	OUT	Strobe to externally latch the CPU output address.	
MEMR	IN/OUT	Memory read signal. During the memory read cycle and refresh cycle, a low state of strobe signal is is- sued, except when reading the memory signal on the local bus.	
MEMW	IN/OUT	Memory write signal. Except for the memory write of the local bus, a low state of strobe signal is issued during the memory write cycle.	
IOR	IN/OUT	I/O read signal. A low state of strobe is issued during the I/O read cycle.	
IOW	IN/OUT	I/O write signal. A low state of strobe is issued during the I/O write cycle.	
LMSEL	OUT	Indicates accessing of address below 1MB which is used to generate SMEMR or SMEMW in the exter- nal circuit.	
EALE	OUT	Address latch signal used by the expansion unit employed to emulate a 6MHz bus cycle.	
PWRGOOD	IN	Input from the power supply unit to indicate that the supply voltage is normal.	
RESCPU	OUT	Reset signal issued when returning from the protect mode to the real mode, or when exiting from the shut down cycle. Connected only to the CPU.	
BRESET	OUT	System reset signal.	
READY	OUT	Signal used to inform the CPU the end of the cycle currently executed.	
ows	IN	Signal used to request the system to terminate the bus cycle currently executed by the device on the I/O slot.	
IOCHRDY	IN	Signal used to request the system to extend the bus cycle currently executed by the device on the I/O slot.	
HOLD	OUT	Signal used to request the CPU to hand down the bus.	
HLDA	IN	Acknowledge to the CPU for its hold request.	
HREQ	IN	Bus request signal from the DMAC.	
HLDAK	OUT	Acknowledge request to the DMAC.	
AEN	OUT	Signal used to indicate that it is a DMA cycle not by the master. A high on this line indicate the DMA cycle.	
MA21-14	OUT	Pseudo-SRAM high address. For MA21-19, the address from the CPU is internally latched for output.	
PCSL0 PCSH0 PCSL1 PCSH1	OUT	Pseudo-SRAM chip select. Four chip selects are used to access 16 bits of 2-bank pseudo-SRAM. Bank0 Bank1 Low byte PCSL0 High byte PCSH0	
PSOE	OUT	Pseudo-SRAM output enable signal.	
PSWE	OUT	Pseudo-SRAM write enable signal.	
REFR	TUO	Pseudo-SRAM refresh signal.	
CSBIOS	OUT	Display BIOS chip select signal.	
NMI	OUT	Non-maskable interrupt signal to the CPU.	
IOCHCKN	IN	Signal used to inform an error in I/O slot.	
PCKN	IN	Parity check error signal.	
INTR	OUT	Interrupt request signal to the CPU.	
IRQ1 IRQ3-7 IRQ8N IRQ9-12 IRQ14-15	IN	Interrupt request signal from an external device.	
LA23-0	IN/OUT	CPU side address signal.	
SA9-0	IN/OUT	System side address signal.	
BHE	IN/OUT	Data bus access signal, high side .	
SBHE		Latched data bus access signal, high side.	
D7-0	IN/OUT	CPU side data bus, low side.	
D15-8	IN/OUT	CPU/system side data bus, high side.	

Table 9-2 (a)



Signal name		Function	
RDI	IN	Receive data.	
Cli	IN	Calling tone detect signal.	
CTSI	<u>IN</u>	Send enable signal.	
DSRI	1N	Modem signal ready signal.	
CDI	IN	Carrier detect signal.	
SDI		Send data.	
RTSI		Send request signal.	
DTRI	OUT	Terminal ready signal.	
SP	OUT	Speaker tone output signal.	
RFRSHN	IN/OUT	Refresh timing signal to external bus.	
BCNT1		External buffer control signal.	
BCNT2 BCNT3	OUT	Enable Direction	
BCNT4		Data bus, low side BCNT3 BCNT4 Data bus, high side BCNT1 BCNT2	
EXPND		Connected with GND of the expansion unit when connected need to pull-up externally.	
SELTM	IN	Signal used to inform selection of external gate array.	
DACK2	IN	Signal used to inform transfer on DMA channel 2.	
AS AS		Signal used to inform transfer on DWA channel 2. Strobe signal for the RTC to latch address.	
DS	001	Strobe signal for the RTC to latch address.	
BW		╾┝┉───┶┈──┶┉──┶┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉┉ <u>┉┉┉┉┉┉┉┉</u>	
CSRTCN		Strobe output for RTC to write.	
		RTC chip select signal. A low state of signal is issued to select RTC.	
VIFCNT		Printer and RS-232C interface IC control signal.	
VCCOFF		Shuts off the unwanted power supply during the resume.	
		Controls the LCD power supply.	
		Control the modern power supply.	
BLONT		Control the backlight power supply.	
RSMSW		Resume switch status input. Signal used to inform the resume state.	
		•	
MANOFF	<u>IN</u>	Indicates the main power supply status.	
SHUT	IN	Top cabinet close alarm signal. A high state of signal is an input normally by the external pullup resiste When the top cabinet is closed, the microswitch is closed to have a low level input signal.	
BUSY	OUT	Signal used to indicate to the CPU that NDP is busy.	
BUSYNDP	1N	Signal from the NDP to indicate the busy state.	
ERRNDP	IN	Signal used to indicate occurrence of an error from NDP.	
RSTNDP	OUT	Signal used to initialize NDP.	
CSNDP	OUT	NDP select signal.	
WRDWN2-1	OUT	Signal used to select the VGA controller operating mode.	
CSMDMN	OUT	Internal modem select signal.	
MINT	IN	Interrupt request from the internal modem.	
MORSTN	OUT	Internal modem reset signal.	
MRI	IN	RI signal from the internal modem.	
MEMCS16	IN/OUT	Indicates that the currently accessed memory is a 16-bit device.	
IOCS16	IN	Indicates that the currently accessed I/O is a 16-bit device.	
MASTER	IN	Indicates that the bus control is requested by an external master.	
DMACLK	OUT	DMAC clock which is 1/2 of SYSCLK.	
CLKSM	OUT	Key controller clock. 1/3 of CLK24M is supplied in 50% duty.	
ADS	N.C.	Reserved. ADS signal input pin when the 80386SX is used.	
MA23-22	N.C.	Reserved. Memory address high order 2 bits (corresponds to 4M RAM).	
TEXT	IN	Test input. With a high state of this signal, the test mode is established.	
VDD		Power supply.	

Table 9-2 (b)

.

9-2-4. Function of block

4.1. Clock control

In this clock controller, the system clock supplied to the CPU, internal circuits, and I/O slot is derived from the clock input. Also, the input clock to the 82C54/82C50 serial controller and the minute-increment timer used by a special function is derived.

Two kinds of input clocks are supplied at all times; 14.31818MHZ and 23.9616MHz. 1.8432MHz (After dividing 23.9616MHz to 1/13) is supplied to the internal timer. The CPU clock can be changed to 3 kinds software-wise. The I/O_address 022H and 023H are used for the selection of the CPU-clock.-04H-is-written to the port 022H; then the data are write to the port 023H. When 023H is once accessed, 04H needs to be written to 022H again. See the table next for the bit definition of the port 023H.

		A second s
Bit	Signal name	Significance
0, 1	RESERVED	Reserved.
2, 3	CKSEL1, 2	
47	RESERVED	Reserved.

When reset, all are reset except for CLSEL2 is set to "1".

Shown next is the CPU clock and the system clock when CKSEL1 and 2 are set for the port 023H.

CKSEL2	CKSEL1	CPU clock	CPU operating frequency	System clock
0	0	11.980S MHz	5.9904 MHz	5.9904 MHz
0	1	14.31818 MHz	7.15909 MHz	7,15909 MHz
1	0	23.9616 MHz	11.9808 MHz	5.9904 MHz
1	1		Prohibitted	

4.2. Ready control

In the ready controller, waits during the CPU access is determined. Shown below is the number of waits when accessing device.

	Waits		
Device	5.9904MHz/ 7.15909MHz	11.9808MHz	
Main memory, private memory	0	1	
Extended memory, EMS memory	0	1	
BIOS ROM	0	1	
VŘAM (8-bit)	4	7	
VRAM (16-bit)	1	2	
DOS ROM, 8 bits	4	11	
DOS ROM, 16 bits	.1	5	
80287	0	· 0 ·	
VGA (8-bit)	4	7	
System I/O (000H~0FFH)			
VGA (16-bit)	1	2	
Internal I/O, 8-bit I/O	4	11	
HDC, EMS register, 16-bit I/O	1	5	
Interrupt acknowledge cycle	1	2	

4.3. Reset control

The CPU and system reset signal is created from the signal PWRGOOD.

When the CPU went into the shut down cycle, the reset signal is issued to the CPU. The data bus is monitored when the reset CPU command is sent to the keyboard controller (80C42) and the reset signal is sent to the CPU without receiving the signal from the 8042.

4.4. Command generator

The command signal is created by receiving the 286 CPU status signal. Also, the signal ALE is issued.

entrep hauta-

For a device that requires the command recovery time in the I/O cycle, the command delay is automatically inserted.

Shown next is the CPU clocks for the command delay when accessing a device.

and the second		
	Command del	ay/CPÜ clocks
Device	5.9904MHz/	-11:9808MHz
	7.15909MHz	-11.900010112
Main memory, private memory	1 at 0	3133 0 15
Extended memory, EMS memory	0	¹ 0
BIOS ROM	· o	0
VRAM (8-bit)	0	0
VRAM (16-bit)	, o	0
Dictionary ROM, 8 bits	0	3
Dictionary ROM, 16 bits	0	3
80C287	0	0
VGA (8-bit)	1	2
System I/O (000H~0FFH)]	
VGA (16-bit)	1	2
Internal I/O, 8-bit I/O	i 1	5
HDC, EMS register, 16-bit I/O	1	5
Interrupt acknowledge cycle	0	. 0

4.5. Data control

The internal/external data bus buffer is controlled and 8 bits to 16 bits and 16 bits to 8 bits conversion is carried out.

4.6. Address decoder

Internal device port select signal is created from the address. Also, chip select signal is issued for some of external devices.

Since the address input is latched by ALE, it may not be needed to be fully established during the cycle and may use CPU local address cycle.

4.7. Hold control

DMA request and refresh request are arbitrated and a hold is applied to the CPU.

When going into the sleep mode, the hold state is established before stopping the CPU clock. After this, the hold request is cancelled. For the clock is at a halt, the CPU stays in the hold state. Therefore, DMA request or refresh request during the sleep mode can be performed without contention.

4.8. Special functions

(1) Sleep function

The CPU clock is suspended to supply when the HLT command is executed.

(2) Power save function

With this feature, the power supply to the LCD and backlight is turned off after a lapse of a certain time (auto power save feature). It is also possible to directly shut off the power supply to the LCD and backlight independently.

- (3) Resume function (not used for the PC-6220)
 - With this feature, the memory contents are backed up when the power is turned off so that the previous state may be recovered when the power is turned on.
- (4) Interface power off

With this feature, power consumption is abated when not required for the RS-232C interface IC and internal modem.

(1) and (3) functions mentioned above are not able to use when connecting the expansion unit.



4.8.1. Sleep function

The sleep function is completely supported by the hardware once the HLT command has been executed. When the HLT command is executed, the CPU sets S0 and S1 low and M/*10 and A1 high to inform the existence of the hold state to externals. As the sleep controller recognize it, the sleep mode will be established in the following sequence.

- (1) Hold request is issued to the CPU. If the refresh request or DMA transfer request is issued at the same moment, it will be handled by the arbitrary circuit.
- (2) After recognizing the halt acknowledge, the CPU clock is suspended to supply in synchronization with a high to low transition of the clock input to the controller in \$2 cycle.
- (3) The hold request is cancelled by the sleep. Since the CPU is at a hold state, the DMA transfer and refresh during the sleep continue to perform.

An interrupt request is issued including NMI, it exits from the sleep mode. When the interrupt occurred, the clock is resumed to supply to the CPU in synchronization with a high to low transition of the clock input to the controller and the CPU starts executing the command that follows HLT.

When the input to EXPND line is at a low, connection of an expansion is assumed and prohibits steps (1)-(3) so that the sleep function does not take place. The state of the EXPND line input can be known by scanning EXPND of the EXSTAT register. When EXPND is at "0", the expansion unit is in connection. The EXSTART register is a read only register which is allocated to 0DH of the Sharp original port. The table below shows its bit definition.

EXSTAT register

Bit	Signal name	Significance
0	EXPND	State of expansion unit connection
17	—	Undefined. Reads "0" at all times.

4.8.2. Power save function

The power save function automatically turns off the power supply to the LCD and backlight when there was no key operation met for a period of the given time. So, it has a timer within the power save controller which continues to count the time as long as there is no interrupt request from the 8042 key controller. When the prescribed time is reached, the signal is issued from the LCDCNT and BLCNT line to turn off the LCD and the backlight power. At the same time, the VGA controller goes into the relax mode.

The VGA controller operating mode can be directly set by the internal I/O register. PWRDWN1 and 2 of the VGACNT register are used to set the relax mode and retire mode. DISVGA of the VGACNT register is used to set active or inactive of the internal VGA, which is active "0". The VGACNT register is allocated to 0EH of the Sharp original port and its bit definition is shown next.

VGACNT register

Bit	Signal name	Significance
0	POLINV	Internal SIO input/output polarity inversion
1	DISVGA	Internal VGA on/off setting
2	PWRDWN1	VGA controller mode setting (relax mode)
3	PWRDWN2	VGA controller mode setting (retire mode)
47	RESERVED	Reserved. Possible to read/write.

When reset, all are reset to "0".

The table	next shows	the	VGA	controller	operation	mode	set by
PWRDWN					•		

PWRD 2	WN	PWRDWN 1	LCD power supply	BL power supply	VGA controller	Note
0		0	ON	ON	Normal mode	
0		0	ON	OFF	Normal mode	
0		. 0	OFF	0FF	Relax mode	PWRCNT register,
0		1	OFF	OFF	Relax mode	PCBL=0
1		0	OFF	OFF	Retire mode	
1		1	OFF	OFF	Pro- hibited.	

When the power save feature is used, both PWRDWN1 and 2 need to be set to "0". The DISVGA is set to "0" to set the internal VGA active, and *LCDEN of the SIOCFR register needs to be set to "0" to select the LCD as a display device.

To directly turn off the LCD or backlight power supply by means of software, "0" must be written to PCVLCD and PCBL of the PWRCNT register. The PWRCNT register is an 8-bit read/write register employed to control power supplies which is allocated to 06H of the Sharp original port, whose big definition is as shown next.

PWRCNT register

Bit	Signal name	Significance
0	PCVIF	Printer, RS-232C interface IC control.
1	PCVLCD	VGA controller and LCD power supply control
2	PCVCC	System power supply control (VCC)
3	PCBL	Backlight power supply control
4	PCVMD	Modem power supply control
57	RESERVED	Reserved. Read/write possible.

When reset, each bit of PCVIF, PCVCC, PCBL, and PCVMD is set "1" and others are reset.

When using the power save function (auto power save) by means of the timer, OCVLCD and PCBL of the PWRCNT register must be set to "1". Then write "1" to ASLCD of the ATSTBY register to put the timer effective, then set in the PWRTIM register the time the power save should function.

The ATSTBY register is an 8-bit read/write register with which programmed to put control functions in effect, which the timer becomes effective when set to "1". It is allocated to 07H of the Sharp original port whose bit definition is as given next.

ATSTBY register

Bit	Signal name	Significance
0	ASVIF	Auto interface power off on/off setting
1	ASLCD	Auto power save on/off setting
2	ASVCC	Auto resume on/off setting
3–7	RESERVED	Reserved. Read/write possible

All are reset to "0" when reset.

The PWRTIM register is used to program the time for auto power save that it may be set in increment of one minute in a range of 0 to 15 minutes. However, the actual time is shorter than the programmed time within a minute. When PST3~0 are all "1", the setting will be 14~15 minutes. It is possible to read/write and the set value is read. It is allocated to 09H of the Sharp original port whose bit definition is given next.

PWRTIM register

Bit	Signal name	Significance	
03	PST0~3	Auto power save time setting	
 4-7	RESERVED	Reserved. Read/write possible.	

When reset, PST3~0 are set to "1" and others are reset.

When IRQ1 which is the interrupt request from the 8024 goes high before the set time, the set value is reloaded in the timer and starts to count from the start all over again. The timer will be reloaded even if the PWRCNT register, ATSTBY register or PWRTIM register of the Sharp original port is written.

4.8.3. Resume function (not used for the PC-6220)

To use the resume function, it has to be enabled by writing "1" in RSMEN of the RSMCNT register. The RSMCNT register is an 8-bit read/write register which is allocated to 0BH of the Sharp original port whose bit definition is given next.

RSMCNT register

Bit	Signal name	Significance
0	RSMEN	Resume mode setting
1	CIEN	Reserved. Read/write possible.
2	MRIEN	Reserved. Read/write possible.
3-7	RESERVED	Reserved. Read/write possible.

When reset, all are reset to "0".

In the resume mode (RSMEN=1), there are two cases that moves to the power down state by shutting the power supply (V_{CC}) off with the memory backed up.

(1) Input of a low to high transition signal from the RSMS line.

(2) No key operation is done within the prescribed time.

In the case of (1), a high state of signal is issued from the NMI line at a low to high transition of the signal input from the RSMSW line to apply NMI to the CPU. On the other hand, in the case of (2), the resume controller internal timer continues to count while there is no interrupt request from the 8042. When the programmed time is reached, the NMI is caused. But similar as the sleep function, a low on the EXPND input prohibit the NMI and the resume function does not take place. The state of the EXPND input can be scanned on EXPND of the EXSTAT register.

When using the resume function by the timer (auto resume), the timer must be turned on after writing "1" to ASVCC of the ATSTBY register and the time that the power down is expected must be set in the RSMTIM register. It would be possible to program it in increments of one minute within a range of 0 to 127 minutes. actual time is shorter than the programmed time within a minute. When ART6~0 are all "1", the setting will be 126~127 minutes. It is possible to read/write and the set value is read. It is allocated to 0AH of the Sharp original port whose bit definition is given next.

PWRTIM register

Bit	Signal name	Significance
0~6	ART0~6	Auto resume mode setting
7	RESERVED	Reserved. Read/write possible.

When reset, ART6-0 are all set to "1" and the bit 7 is reset. Similar as the auto power save, an interrupt request from the 8042 (IRQ) turns high before the programmed time, the set value is loaded in the timer and the count starts all over again from the beginning. The timer will be reloaded when the PWRCONT register, ATSTBY register, or RSMTIM register of the Sharp original port is written.

In either case of (1) and (2), occurrence of NMI does the same process and requires software support. The following are required in the NMI routine in order to power down during the resume mode.

- (1) Judges the NMI cause.
- (2) All-I/O registers of the device (VCC supply) installed to the system must be saved to the expanded CMOS RAM.
- (3) If the VRAM contents may not be retained, it has to be saved in the pseudo-SRAM private area (256KB).
- (4) All CPU registers at NMI occurrence must be saved to the stack and SS:SP must be written in the CMOS RAM.
- (5) In order to shut down the system power supply, "0" must be written in PCVCC of the PWRCNT register.

To judge the cause of NMI at (1), RSMNMI of the NMIFCT register must be scanned. If "1", an NMI occurrence is indicated by the RSMSW input or the resume timer. The NMIFCT register is a read only register which is used to judge the NMI cause which is allocated to 0FH of the Sharp original port whose bit definition is shown next.

NMIFCT register

Bit	Signal name	Significance
0	RSMNM	On state of the resume NMI request
17		Undefined. Reads "0" at all times.

To restore from the power down state in the resume mode, the system power must be turned on and PWRGOOD input must change from low to high. Because a reset is applied in this instance, the following process takes place in the initialization routine after the reset.

- (1) Reset cause is judged.
- (2) The contents of I/O registers saved in the CMOS RAM and are loaded to devices.
- (3) The contents of the VRAM are loaded from the private area of the pseudo-SRAM (in case the contents of the VRAM may not be retained).
- (4) SS:SP is read from the CMOS RAM and all CPU registers are restored from the stack.

To judge the reset cause in (1), RCR of the RSTFCT register is scanned. If "1", it indicates to turn off the VCC supply by software in order to power down in the resume mode. The RSTFCT register is a read only register used to judge the reset cause. When this register is scanned, each bit of RCR, RCCI, and RCMRI is reset to "0". It is allocated to 0CH of the Sharp original port whose bit definition is shown next.

RSTFCF register

Bit	Signal name	Significance
0	د برودراغ میت	Undefined. Reads "0" at all times.
1	RCR	On state of the system power (VCC) off request
2	RCCI	State of the power on cause by the Cl input of the internal SIO.
3	RCMRI	State of the power on cause by the RI input of the internal modem.
47		Undefined. Reads "0" at all times.

RCCI and RCMRI of the RSTFCT register is used to support the auto sensor from the internal SIO and the internal modem.



When the system power turns on, a reset is applied, and the CPU reads the RSTFCT register during the initialization routine. If RCCI or RCMRI is "1", it indicates that power on took place by the auto answer. Reading it again resets RCCI and RCMRI.

4.8.4. Interface power off

Withe the interface power off function, the power consumption of the interface IC may be held down when not using the printer or RS-232C. The time the interface power off feature functions is when the printer or the internal SIO was not accessed within the given time, or, the internal I/O register is directly accessed by means of software.

To directly turn off the interface power by software, "0" must be written to PCVIF of the PWRCNT register. When written, the printer interface IC output goes high impedance and the RS-232C line drive receiver goes into a standby mode to decrease the circuit current.

To use the auto interface power off feature, PVCIF of the PWRCNT register must be set to "1". then write "1" to ASVIF of the ATSTBY register to turn on the timer. The timer will be cleared when the internal printer and internal SIO is accessed. It may also be cleared by writing the PWRCNT register or ATSTBY register of the Sharp original port. The time power off feature comes active after the timer has cleared for 14 to 15 minutes.

It is also possible to control the power supply to the internal modem using the interface power off function. To shut off the power supply to the internal modem (VMDM), write "0" to PCVMD of the PWRCNT register. With this, the signal employed to shut off the modem power supply appears on the VMDCNT line.

4-8-5. Power status

Since the power is automatically shut down for the auto power save timer, and auto interface power off functions by means of the timer. The CPU will recognize the status of the LCD power, backlight power, and printer-RS-232C control by scanning the PWRSTAT register. The PWRSTAT register is a read only register which is allocated to 08H of the Sharp original port. Except for PSVIF, PSLCD, and PSBL, the power supply control data set to the PWRCNT register are read. "0" means off and "1" on. See the table next for the bit definition of the PRSTAT register.

PWRSTAT register

Bit	Signal name	Significance
0	PSVIF	State of printer and RS-232C interface IC control
1	PSLCD	State of LCD power supply (VLCD)
2	PSVCC	State of system power supply (VCC)
3	PSBL	State of backlight power supply (VBL)
4	PSVMD	State of modem power supply (VMDM)

4-9. Interrupt control

A pair of 82C59A interrupt controllers are internally contained in this chip for the interrupt control and supports 16 interrupt levels in conjunction with the cascade connection NMI. The NMI is port-B controlled,

As an 8-bit I/O device on the system bus (XD bus), a pair of 82C59A has address mapped to 020H--03FH on the master side and 0A0H~0BFH. In order to avoid contention with the CPU clock switch controlling I/O address 022H and 023H (refer to paragraph 4.1) for the 82C59A on the master side, the selection is not done when the bit of the latch address is "1".

The table below shows the 82C59A interrupt outputs.


Master	Slave	Function
IRQ0		Timer output channel 0
IRQ1		Keyboard (output buffer full)
IRQ2		Interrupt from the slave side controller
	IRQ8	Real time clock interrupt
	IRQ9	VGA controller or INT0AH (IRQ2)
	IRQ10	Reserved (expansion slot)
	IRQ11	Reserved (expansion slot)
	IRQ12	Reserved (expansion slot)
	IRQ13	Co-processor
	IRQ14	Hard disk controller
	IRQ15	Reserved (expansion slot)
IRQ3		Serial port 2 (COM2)
IRQ4		Serial port 1 (COM1)
IRQ5		Parallel port 2
IRQ6		Floppy disk controller
IRQ7		Parallel port 1

4.10. Timer

A single 82C54 interval timer is internally contained in this chip.

The 82C54 is mapped to the I/O address 040H-05FH as an 8-bit I/O device on the system bus (XD bus). Three independent 16-bit counter on channels 0-2 of the 82C54 can be defined as follows:

Channel 0	System timer	
GATE0	Fixed ON	
CLKIN0	1/12 14.31818MHz clock	
CLKOUTO	82C59A IRQ0	
Channel 1	Refresh request generator	
GATE1	Fixed ON	
CLKIN1	1/12 14.31818MHz clock	
CLKOUT1	Refresh request cycle	
Channel 2	Speaker tone generator	
GATE2	Fixed ON	
CLKIN2	1/12 14.31818MHz clock	
CLKOUT2	Speaker drive	



4.11. Serial interface

The 82C50 UART is internally contained in this chip as a serial interface and supports a single channel RS-232C interface using the external RS-232C driver as an internal SIO. This also used for the interface with the internal modem.

Two serial interfaces may be port allocated and set on or off, which the SIOCFR register is used for the RS-232C and the MDMCFR register for the internal modern. The SIOCFR register is a 7-bit read/write register which is allocated to 01H of the Sharp original port. The MDMCFR register is a 2-bit read/write register which is allocated to 03H of the Sharp original port. - N. B. S. MARKER

The table next shows bit definition.

SIOCFR register

		· · · · · · · · · · · · · · · · · · ·
Bit	Signal name	Significance
0~2	FDD02	Reserved. Read/write possible.
3	S101/#2	Internal SIO port allocation
4	*SIOEN	Internal SIO on/off setting
5	*INTKEY	Reserved. Read/write possible.
6	*LCDEN	Display device selection
7	-1- <u>1-</u> 1-1-1-1	Undefined. Reads "0" at all times.

MDMCFR register

		A set of the set of
Bit	Signal name	Significance
0	OUTSEL	MORSTN output signal selection
13	<u> </u>	Undefined. Reads "0" at all times.
4	*MDMEN	Internal modem on/off setting
57	. <u>—</u>	Undefined. Reads "0" at all times.

When reset, *SIOEN of the SIO CFR register and *MDMEN of the MDMCFR register are set to "1" and all others are reset.

*SIOEN and SIO1/*2 of the SIOCFR register may be revised of their contents when written to "02" to the Sharp original port. The inverted bit 4 of the 02H port corresponds to SIO1/#2 and bit 5 to SIOEN.

The table below shows the ports that allocated by the setting of SIOCFR and MDMCFR registers vs. active input to IRQ3 and IRQ4 of the 82C59A.

*SIOEN	*MDMEN	SIO1/#2	Internal SIO	Internal modem	IRQ3 input	IRQ4 input
0	0	0	COM2	COM1	Internal SIO	Internal modem
0	Ö	. 1	COM1	COM2	internal modem	Internal SIO
0	1	0	COM2	OFF	Internal SIO	External IRQ4
o	1	1	COM1	OFF	External IRQ3	Internal SIO
1	0	0	OFF	COM1	External IRQ3	Internal modem
1	o	Ť	OFF	COM2	Internal modem	External IRQ4
1	1	0	OFF	OFF	External IRQ3	External IRQ4
1	1	1	OFF	OFF	External IRQ3	External IRQ4

The RS-232C interface serial input/output and control signals can be inverted with POLINV of the VGACNT register. When POLINM is at "1", the polarity inverts. The VGACNT register is allocated to 0EH of the Sharp original port whose bit definition is as shown next.

VGACNT register

M_{1}	÷	1	20	0.00	el la		2

Bit	Signal name	Significance
0	POLINV	RS-232C input/output polarity inversion
- 1 [⊕] '	DISVGA	Internal VGA on/off setting
2, 3	PWRDWN1, 2	VGA controller mode setting
4-7	RESERVED	Reserved. Read/write possible

When reset, all are reset to "0": ______ last and increase increase

To reset the internal modem (that can be installed within the machine), the output from the MORSTN line is used. The 1-bit output of the MORSTN output port can be switched with the port select signal output using OUTSEL of the MDMCFR register. When OUT-SEL is at "1", the bit 3 of the I/O address 202H port is issued. When "0", the decoded signal of the I/O address 202H is issued as a port select signal. The 202H port is a read/write internal I/O register whose bit definition is shown next. an saint da a da 202H port

at des a

5 . I

	line dei iii	
Bit	Signal name	Significance
02	RESERVED	Reserved. Read/write possible
3	MORSTN	Internal modern reset signal
4	RESERVED	Reserved. Read/write possible
57		Undefined. Reads "0" at all times.

When reset, bits 0~4 are reset.

4.12. RTC and CMOS RAM

For this chip, RTC is controlled by AS, DS, R/W, and SCRTCN outputs. For setup expansion, a 2KB CMOS RAM is provided.

Among 11 bits address input of the 2KB CMOS RAM, the low 6 bits is connected to the I/O 070H port bits 0-5, and high 5 bits to the latch address bits 10-14. Which is to be selected, RTC or CMOS RAM, when the I/O 071H port is accessed is determined by the data in the VO 70H bit 6. When "0", RTC is selected and "1" the CMOS RAM. See the figure below for the mapping of the RTC and the CMOS RAM.



4.13. Pseudo-SRAM control

This chip supports control of a maximum 4MB of the pseudo-SRAM. Memory has three address spaces of the system area, EMS control area, and private area. The EMS control area can further be divided into three subsections of conventional area, extended area, and EMS area according to the internal I/O register setting.

(1) System area

The area of 256KB is allocated to 000000H-03FFFFH as the conventional memory.

(2) EMS control area

Address can be allocated to three areas using the internal I/O -- register setting.

(a) Convectional area

An address space of 384KB can be allocated to 040000-09FFFFH as a conventional memory.

(b) Extended area

Address space can be allocated after 100000H as an extended memory.

(c) EMS area

To support the EMS version 4.0, 34 windows of 16KB increments can be mapped in 040000~09FFFH and 0C8000H~0EFFFH.

(3) Private area

Using the internal I/O register setting, 2 256KB of address space is allocated to 0E0000H-0EFFFFH (access by bank select), which is to be used to save the VRAM contents during the resume and used by the system. It is possible to eliminate the private area by the internal I/O register setting.

4.13.1. System area

Among 4MB memory area supported by the memory controller, a 256KB of address space 000000H~03FFFFH is allocated as a conventional memory, regardless of the internal I/O register setting.

4.13.2. EMS control area

The maximum 4MB area from which excluded the system area and the private area is allocated to the EMS control area, and mapped to the conventional area, extended area, and EMS area by the internal I/O register setting.

There are EMSCFR register, PSRAMCF register, and EMSSTAT register as the internal I/O register controlled, whose bit definition is shown next.

EMSCFR register

Bit	Signal name	Significance
0–2	SW0-2	EMS control register I/O address setting
3, 4	JP2, 3	Extended memory capacity setting (expansion)
5, 6	SW5, 6	Extended memory capacity setting
7	RESERVED	Reserved. Read/write possible

PSRAMCF register

Bit	Signal name	Significance
0	RESERVED	Reserved. Read/write possible
1	INTLV	Pseudo-SRAM interleave access enable
2	*PCS3EN	256KB standard RAM usage setting
3, 4	JP0, 1	Extended memory capacity setting
5	VPTMEM	Private memory access enable
6, 7	MAP0, 1	Private memory bank select

EMSSTAT register

Bit	Signal name	Significance
0-2	SW0~2	State of EMS control register I/O address allocation
3, 4	SW3, 4	Both SW3 and SW4 reads "1" at all times.
5, 6	SW5, 6	State of the extended memory capacity setting
7	EMSEN	EMS on/off setting

The EMSCFR and PSRAMCF registers are allocated to 04H and 05H of the Sharp original port, and reset to "0" when reset.

SW0~2, and SW5~6 of the EMSSTAT register are read only bits which the data written in the EMSCFR register is read. EMSEN is a read/write bit that turns to "0" when reset.

When operated with the CPU clock at 24MHz, INTLV of the PSRAMCF register, is a bit which enables the non-wait access for the conventional memory and private memory interleave mode when the bit is set to "1".

(a) Conventional area

To allocate the memory space 040000H~09FFFFH to a conventional memory, EMSEN of the EMSSTAT register must be set to "0" to disable the EMS.



(b) Extended area

By setting SW5-6, JP2-3, of the EMSCFR register and JP0-1, and *PCS3EN of the PSRAMCF register, the memory space after 100000H can be allocated to the extended memory in a manner as shown next.

ţ,		- Sere.					<u>, e</u> dal	<u> </u>
100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100	SW6	SW5	JP3		JP1	JP0	*PCS3EN	Extended memory
1	0	0	*	*	*	*	*	OMB
	0	1	*	*	*	*	adieat ★	64KB (100000H
i		<u> </u>	1997-19 1007					10FFFFH)
	1	0	0.	0	± 0° ⊒	. 0 .	ः)्वालितः.	омв 🗉
	1	at + ⊅ 0 51:	ang nt. Jan <mark>g</mark> sa	0	. 0	юлен 19 0 д	0	256 KB (100000H~ 13FFFFH)
	1	0 - 137 1	0	0'	9991. Mil o uei	e a f ava	ei (1930) Se (1 830)	1MB (100000H
Ì			30 H-	P		n dinn		1FFFFFH)
	1	0	0	0	0	1	0 ^{3 -1} 41	1.25MB (100000H~ 23FFFFH)
	1	0	0	Ő	1	0	1	2MB (100000H 2FFFFFH)
	1	0	0	0	· 1 · ···	0	0 0	2.25MB (100000H~ 33FFFFH)
		0	0	0	1	1	1 1	3MB (100000H 3FFFFFH)
	1	10 ⁻¹⁴	Ö`	0	1	1	i i si si i o ^{ti} si	3.25MB (100000H~ 43FFFFH)
	1	0	0	1	*	*	1	3MB (100000H~ 3FFFFFH)
	1	0	Ο	1	*	*	0	3.25MB (100000H 43FFFFH)
	1	0	1 ¹¹¹¹¹	Ö	*	*		3MB (100000H~ 3FFFFFH)
	1	0	1	0	*	*	0	3.25MB (100000H~ 43FFFFH)
	1	0	1	1	*	*	1	3MB (100000H~ 3FFFFFH)
	1	0	1	1	 *	*	0	3.25MB (100000H~ 43FFFFH)
	1	1	*	*	*	*	*	512KB (100000H~ 17FFFFH)
Î							,	* : don't care

*: don't care

*PCS3EN is the bit employed to specify the usage of the 256KB area within the standard RAM which may be used as a private area when "1" and as an EMS control area when "0".

(c) EMS area

leases VADA obtained ge-

To tum on the EMS; EMSEN of the EMSSTAT register must be set to "#" To support the EMS version 4.0, the EMSADB register and the EMSDAT register are provided as internal registers, whose bit definition is shown next, and a set to be detailed on the last such

and a start of the ministration of a

EMSADR register

Bit	Signal name	EMS mapping régister addréss 1744		
0~7	EMSADR0~7			
EMSDAT	egister.	a <u>na kanad</u> i 11. Navi Brid Dolonda adi ni karafisi		
Dia	Signal name	Planificação		

BI	Signal name	Significance
0~7	EMSDAT0~7	EMS mapping register data
8~14		Undefined. Reads "0" at all times.
15	EMSPEN	EMS page enable bit

The EMS control register for the EMSADR register, EMSDAT register, including the EMSSTAT register, is I/O address allocated by SW0-2 of the EMSSTAT register, which are set as shown in the table.

SW2	SW1	SWO	EMSSTAT	EMSADR	EMSDATL	EMSDATH
0.1	0	: `0 ≦©	208H	209H	20AH	20BH
0	0	in di 1 tog	218H	219H	21AH	21BH
0	1	0	248H	249H	24AH	24BH
0	1	1	258H	259H	25AH	25BH
1	0	0	268H	269H	26AH	26BH
1	0	1	2A8H	2A9H	2AAH	2ABH
1	1	0	2B8H	2B9H	2BAH	2BBH
1	1	t	2E8H	2E9H	2EAH	2EBH

When reset, SW0-2 are reset to "0".

The EMSADR register is a 8-bit read/write register which is employed to point the 34 EMS mappings using EMSADR2-7. EMSADR2-7 is automatically incremented when the high side of the EMSDAT register is accessed. "0" is always read from EMSDAR0-1 and write is ignored.

The following shows the address setup range for the EMSADR register

40H, 44H, 48H, 4CH, 50H, 54H, 58H, 5CH, 60H, 64H, 68H, 6CH, 70H, 74H, 78H, 7CH, 80H, 84H, 88H, 8CH, 90H, 94H, 98H, 9CH, C8H, CCH, D0H, D4H, D8H, DCH, E0H, E4H, E8H, ECH,

The EMSDAT register is a 16-bit read/write register and there are 34 sections. The EMS mapping data is set in EMSDAT0-7 of the EMSDAT register and determines the page that mapped to the window of address space of 040000H~09FFFFH and 0C8000-0EFFFFH. Window can be set on or off for EMSPEN; sets on when "1" an. EMSDAT8-14 are read "0" at all times and write is ignored.

When the EMSADR register is out of the setup address range, EMSDAT0~15 is read "0" and write is ignored.

The EMS control area equals to the memory controller supported all memory but the system area and the private area, of which capacity is a maximum 3.75MB when the private memory is not used (*PCS3EN=0).

The following shows the mapping of the EMS control area.

"C" represents conventional memory mapping, "X" extended memory mapping, and "P" expanded memory mapping. "nnnnnnH" is dependents to the extended area setting, "mmmmmmH" to the actually installed memory capacity.



The actually installed memory capacity may be set to "nnnnnh" when mapping the conventional memory. For an example, the extended area for the 4MB memory, it should be set to 3.25MB and "nnnnnh" is 3DFFFFH (in case *PCS3EN=0).

When mapping the EMS memory, the capacity under the actual memory capacity should be set to "nnnnnH". For the 4MB of actually installed memory, the EMS area should be set to 0–3.25MB. If 0MB was set, all are mapped as the EMS memory.

4.13.3. Private area

It may be possible with the internal I/O register setting to reserve a 256KB private area out of the memory controller supported 4MB memory.

To reserve the private area, set *PCS3EN of the PSRAMCF register to "1" and set 256KB of the internal standard RAM as the private memory. Set EMSEN of the EMSSTAT register to "0" and PVTMEM of the PSRAMCF register to "1", which is then mapped to the address space of 0E0000H~0EFFFFH.

To access the 256KB private memory, four banks must be selected using MAP0~1 of the PSRAMCF register.

4.14. Port-B

The port-B consists of a logic gate which is used for NMI occurrence control, speaker output control, and refresh detection by the parity and I/O channel checks.

4.15. Sharp original port

To access the Sharp original port, I/O addresses 07CH and 07DH are used. First, set the pointer to 07CH port and read and write the pointer specified port with 07DH. Unless the pointer is set with 07CH, it may not permit to access the Sharp original port of 07DH. Once 07DH has accessed, it needs to set the pointer again.

See the table below for the Sharp original port used by this chip.

Pointer address	Register name	R/W
01H	SIOCFR (SIO Configuration Register)	R/W
02H	PRICNT (Peripheral Control Register)	W/O
03H	MDMCFR (Modem Configuration Register)	R/W
04H	EMSCFR (EMS Configuration Register)	R/W
05H	PSRAMCF (PSRAM Configuration Register)	R/W
06Н	PWRCNT (Power Control Register)	R/W
07H	ATSTBY (Auto Stand-by Control Register)	R/W
08H	PWRSTAT (Power Status Register)	R/O
09H	PWRTIM (Power Save Timer Register)	R/W
0AH	RSMTIM (Auto Resume timer Register)	R/W
0BH	RSMCNT (Resume Control Register)	R/W
OCH	RSTFCT (Reset Factor Register)	R/O
0DH	EXSTAT (Expansion Unit Status Register)	R/O
0EH	VGACNT (VGA Control Register)	R/W
OFH	NMIFCT (MNI Factor Register)	R/O

Chips port map (Si)

[1] Access method

① Write the pointer address in the I/O address 22H.

2 Read or write the data in the I/O address 23H.

After the 23H has accessed, it may not permit to access the pointer again unless the pointer is set again.

PC-6220

9-3. MC146818 (Real time: clock) in sparse of the particle media of the particle media of the second

Advance Information and is the ended of a famous of the tensor

REAL-TIME CLOCK PLUS RAM (RTC)

The MC146818 Real-Time Clock plus RAM is a peripheral device which includes the unique MOTEL concept for use with various microprocessors, microcomputers, and larger computers. This part combines three unique features: a complete time-of-day clock with alarm and one hundred year calender, a programmable periodic interrupt and square wave generator, and 50 bytes of low-power static RAM. The MC146818 uses high-speed GMOS technology to interface with 1 MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS part (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time, and calender. Secondly, the MC146818 may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the MC146805E2.


- Low-Power, High+Speed, High-Density CMOS
- Internal Time Base and Oscillator A Data Data D
- Counts Seconds, Minutes, and Hours of the Day
- Counts Days of the Week, Date, Month, and Year
- 3 V to 6 V Operation
- Time Base Input Options: 4.194304 MHz, 1.048576 MHz, or 32.768 kHz
- Time Base Oscillator for Parallel Resonant Crystals
- 40 to 200 μW Typical Operating Power at Low Frequency Time Base
- 4.0 to 20 mW Typical Operating Power at High Frequency Time Base
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24-Hour Clock with AM and PM in 12-Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- MOTEL Circuit for Bus Universality
- Multiplexed Bus for Pin Efficiency
- Interfaced with Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals (IRQ)
- Three Interrupts are Separately Software Maskable and Testable Time-of-Day Alarm, Once-per-Second to Once-per-Day Periodic Rates from 30.5
 µs to 500 ms End-öf-Clock Update Cycle
- Programmable Square-Wave Output Signal
- Clock Output May Be Used as Microprocessor Clock Input At Time Base Frequency + 1 or ÷ 4
- 24-Pin Dual-In-Line Package
- Chip Carrier Also Available

the state of the second	PIN ASSIG	NMENT	h setteran almasses
NCE CONTRACTOR		- 19 (L. 10)	
	3 (4)	(37) 22	
AD1	5 (9)	(33) 20	CKOUTADAA AMERICA CKFS (1997) - AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
AD2	7 (11)	(32) 19 (31) 18	
AD4 [AD5 [9 (13)	(30) 17 16	∐DS ⊒NC
AD6 [AD7 [11 (19)	(24) 15 (23) 14] R/W] AS
vss []	12 (20)	(22) 13] <u>CĒ</u>


e e

Fig. 9-4

Pin numbers in parentheses represent equivalent Z suffix chip carrier pins. Pins that have not been designated for the chip carrier are not connected.







NOTE VHIGH=VDD-20V VLOW=0.8V for VDD=5.0V ± 10%

Fig. 9-6 MC146818 bus timing



SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the MC146818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

VDD, VSS

DC power is provided to the part on these two pins, V_{DD} being the more positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

OSC1, OSC2-TIME BASE, INPUTS

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 kHz may be connected to OSC1. The internal time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant.

AT cut crystal at 4.194304 MHz or 1.048576 MHz frequencies.

CKOUT-CLOCK OUT, OUTPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 9-3.

CKFS-CLOCK OUT FREQUENCY SELECT, INPUT

When the CKFS pin is tied to V_{DD} it causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is tied to Vss, CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

Time Base (OSC1) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MHz	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 kHz
32.768 kHz	High	32.768 kHz
32.768 kHz	Low	8.192 kHz

Table 9-3. Clock output frequencies

SQW-SQUARE WAVE, OUTPUT

The SQW pin can output a signal from one of the 15 taps provided by the 22 internal-divider stages. The frequency of the SQW may be altered by programming Register A. The SQW signal may be turned on and off using the SQWE bit in Register B.

AD0-AD7-MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the MC146818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the MC146818 latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the MC146818 outputs eight bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to the high-impedance state) when DS falls in the Motorola case of MOTEL or \overline{RD} rises in the other case.

AS-MULTIPLEXED ADDRESS STROBE, INPUT

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the MC146818. The automatic MOTEL circuit in the MC146818. The automatic MOTEL circuit in the MC146818 also latches the state of the DS pin with the falling edge of AS or ALE.

DS-DATA STROBE OR READ, INPUT

The DS pin has two interpretations via the MOTEL circuit. When emanating from a Motorola type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and ø2 (ø2 clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second MOTEL interpretation of DS is that of $\overrightarrow{\text{RD}}$, $\overrightarrow{\text{MEMR}}$, or $\overrightarrow{\text{I/OR}}$ emanating from the competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the MC146818, latches the state of the DS pin on the falling edge of AS/ALE. When the Motorola mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the Motorola multiplexed bus processors. To ensure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

R/W-READ/WRITE, INPUT

The MOTEL circuit treats the R/\overline{W} pin in one of two ways. When a Motorola type processor is connected, R/\overline{W} is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/\overline{W} while DS is high, whereas a write cycle is a low on R/\overline{W} during DS.

The second interpretation of R/W is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from competitor type processors. The MOTEL circuit in this mode gives R/W pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

CE-CHIP ENABLE, INPUT

The chip-enable (\overline{CE}) signal must be asserted (low) for a bus cycle in which the MC146818 is to be accessed. \overline{CE} is not latched and must be stable during DS and AS (Motorola case of MOTEL) and during \overline{RD} and \overline{WR} (in the other MOTEL case). Bus cycles which take place without asserting \overline{CE} case no actions to take place within the MC146818. When \overline{CE} is high, the multiplexed bus output is in a high impedance state.

When CE is high, all address, data, DS, and R/W inputs from the processor are disconnected within the MC146818. This permits the MC146818 to be isolated from a powered down processor. When CE is held high, an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on CE when the main power is off. When CE is not used, it should be grounded.

IRQ-INTERRUPT REQUEST, OUTPUT

The IRQ pin is an active low output of the MC146818 that may be used as an interrupt input to a processor. The IRQ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the IRQ pin, the processor program normally reads Register C. The RESET pin also clears pending interrupts.

When no interrupt conditions are present, the IRQ level is in the high-impedance estate. Multiple interrupting devices may thus be connected to an IRQ bus with one pullup at the processor.

RESET—RESET, INPUT

The RESET pin does not affect the clock, calendar, or RAM functions. On powerup, the RESET pin must be held low for the specified time, trich, in order to allow the power supply to stabilize.

When RESET is low the following occurs:

- a) Periodic Interrupt Enable (PIE) bit is cleared to zero.
- b) Alarm Interrupt Enable (AIE) bit is cleared to zero.
- c) Update ended Interrupt Enable (UIE) bit is cleared to zero.
- d) Update ended Interrupt Flag (UF) bit is cleared to zero.
- e) Interrupt Request status Flag (IRQF) bit is cleared to zero.
- f) Periodic Interrupt Flag (PF) bit is cleared to zero.
- g) The part is not accessible.

·沙利利日日(10)割加速率計量

and a second second

1 N. 1

and a start of the second start A second start of the second star A second start of the second st

and a set of state of the stat

(a) An and the state of the

- 66 --



9-4. 82C455 VGA FLAT PANEL/CRT CONTROLLER DATA SHEET

- VGA-Compatible flat panel controller optimized for laptop computer applications.
- Supports CRT, LCD, Plasma and Electro-Luminescent displays of varying resolutions.
- Single chip implementation tightly couples to the CHIPS/250 and CHIPS/280 and interfaces with 8 and 16 bit PC bus and MCA (an interface compatible with the MicroChannelTM).
- Up to 40 MHz dot clock speed for graphics and text modes.
- Can utilize an external palette DAC with up to 16 million colors.
- Provides intelligent backward compatibility to the EGA, CGA, HerculesTM, and MDA on Flat Panel displays.

The 82C455 Graphics Controller provides a complete solution for implementing a Video Graphics Array-compatible controller. The 82C455 is supplied in a 144-pin PFP package. It can be used in 8 and 16-bit PC bus and in 16-bit MCA bus environments.

Display Types Supported

CGA, EGA, MDA, Multifrequency, IBM PS/2TM and other monitors can be used. The choice of flat panel displays includes EL, plasma, as well as single panel/single drive, dual panel/single drive and dual panel/double drive LCDs. Both gray scale and monochrome panels are supported; a proprietary frame rate control algorithm provides gray scale capability on monochrome panels.

CHIPS/250 and CHIPS/280 Interface

The 82C455 interfaces directly to the CHIPS/250 and CHIPS/280, providing a simple, cost-effective solution for PS/2 compatible systems, When used with one of these CHIPSets®, the 82C455 can execute FAST memory cycles at a speed greater than that normally available on the MCA bus.

Backward Compatibility

The 82C455 is compatible with IBM's EGA, CGA and MDA, in addition to offering a Hercules monochrome-graphics-compatible mode. On-chip compensation registers permit software designed for low resolution displays to utilize the entire screen area on a flat panel with higher resolution.

Hardware Support for Context Switching

Multitasking and windowing environments can be implemented easily since all internal registers of the 82C455 can be read and written.




Fig. 9-7 82C455 System Implementation

82C455 Functional Description

The 82C455 offers a complete solution for implementing a VGA/MCGA/EGA/CGA/MDA/Hercules-compatible display system. By integrating all necessary logic the device ensures that total chip count for a VGA-compatible solution can be as low as 14 chips (includes 82C455, display memory, buffers and drivers).

Any one of a variety of CRT monitors or flat panel displays can be driven. Internal compensation registers ensure that industry-standard software designed for different displays can be executed on the single flat panel used in an implementation. Mode initialization is supported at the BIOS and register levels, ensuring compatibility with all application software. The 256 Kbytes of display memory size is comprised of 8 64K*4 DRAMs. Display memory refresh is controlled by the 82C455; it is transparent to the CPU.

For support of multitasking environments and context switching, the entire state of the 82C455 (internal registers and latches) is readable and writeable. This feature is 100% compatible to IBM's VGA.

The 82C455 directly interfaces to 8-bit PC and PC/XT, 16-bit PC/AT and 8 or 16-bit MCA buses. All operations necessary to ensure proper operation in these various environments are handled in a fashion transparent to the CPU. These include internal decoding of all memory and I/O addresses, bus width translations and generation of the necessary control signals.

The 82C455 contains 16 color palette registers. It also interfaces directly to an external Inmos G171 (or compatible) color palette and D/A converter. Like the VGA, it is capable of display resolutions of 640*480 with 16 on-screen colors (internal palette) and 320*200 with 256 on-screen colors from an external palette of 256 thousand (or 16 million) colors. The 82C455 can also be programmed for higher resolutions up to 800*600 in 16 colors.

The 82C455 integrates four different modules as follows:

Graphics Controller

The Graphics Controller interfaces the 8 or 16-bit CPU data bus to the 32-bit data bus used by the four planes (Maps) of display memory. It also latches and supplies to the Attribute Controller display memory data for use in refreshing the screen image. For text modes this data is supplied in parallel form (character generator data and an attribute code); for graphics modes it is converted to serial form (one bit from each of four bytes form a single pixel). The Graphics Controller also performs any one of several types of logical operations on data while reading it from or writing it to display memory or the CPU data bus.

Sequencer

The Sequencer generates all CPU and display memory timing signals. It controls CPU access of display memory by inserting cycles dedicated to CPU access and contains mask registers which can prevent writes of individual display memory planes.

Attribute Controller

The Attribute Controller generates the 4-bit-wide video data stream used to refresh the display. This is created in text modes from a font pattern and an attribute code which pass through a parallel to serial conversion. In graphics modes, the display memory contains the 4-bit pixel data. In text and graphic modes the 4-bit pixel data acts as an index into a set of internal palette registers which generate a 6-bit stream. Two additional bits of color data are added if 256-color mode is enabled. Text blink, underline and cursor are also the responsibility of the Attribute Controller.

CRT Controller

The CRT Controller generates all the sync and timing signals for the display and also generates the multiplexed row and column addresses used for both display refresh and CPU access of display memory.



_

Pin Description Table

- -

Flatpack	in ann i Si Í Naisse Sir	19 1 1 1 mars	• ـ • ا	n na sana ang ang ang ang ang ang ang ang ang
Pin No.	Name		Active	Description
63	AD0	1/0	Both	SYSTEM ADDRESS and DATA Bits 0-15.
62	AD1	1/0	Both	These bits are used to address display memory and the I/O mapped 82C455 international
61	AD2	1/0	Both	registers. They also transfer data between the CPU bus and display memory and 82C45
60	AD3	I/O	Both	registers. Addresses must be valid when output signal DATAEN is low and data must b
59				registers, Addresses must be valid when output signal DATAEN is low and data must b
	AD4	1/0	Both	held until\VGACMD (COMMAND) is low. Addresses are latched internally.
58	AD5	I/O	Both	『김 김 씨는 이 가슴 귀엽다. 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나 나
57	AD6	1/0	Both	
56	AD7	[/O	Both	
53	AD8	1/0	Both	
52	AD9	1/0	Both	en e
51	AD10		Set 14 (1977) 14	
		1/0	Both	
50	AD11	I/Other	Both	
49	AD12	I/O ·	Both	
48	AD13	I/O	Both .	[1] A. Harrison, A. K. Katala, K Katala, Katala, Ka
47	AD14	····I/O	Both	
46	AD15		Both	
44	A16	나는 지금은 가운	Both	SYSTEM ADDRESS Bits 16-18 and AUXILIARY DATA Bits 0-2. These bits transfer
43 [A17	the Market	Both	high-order address when DATAEN is low. The auxiliary data bits on pins A16, A17, an
42	A18	- 1 st	Both	A18 respectively are read into Bits 0-2, respectively, of the DIP Switch register when the
	5 1 50 C 7 1 1 1	•••••		register is accessed by the CPU. The address bits are latched internally and are ignore
				for I/O cycles.
72	\BHE		Low	BYTE HIGH ENABLE and AUXILIARY DATA Bit. \BHE low indicates that the high order
1			$(x_i) \in \{1, \dots, n\}$	byte at the current word address is being accessed. If active, \BHE must be valid whe
	1		- ·	DATAEN is low. The pin is also an auxiliary data input which is read into Bit 3 of the Di
. {				Switch register when the DID Switch resister is second by the ODU This is a
				Switch register when the DIP Switch register is accessed by the CPU. This data bit i
				latched internally on the falling edge of VGACMD (\IOR).
41 [ADDHI		High	ADDRESS HI and AUXILIARY DATA Bit. This high order memory address enable input i
				generated external to the 82C455 by decoding system addresses A19-A23. As an address
	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			it must be valid when DATAEN is low, is latched internally and specifies that the currer
		1. I.	1	
ļ	,			memory address is valid for the 82C455. This pin is an auxiliary data bit read into Bit 4 c
1				the DIP Switch register when the DIP Switch register is accessed by the CPU. This input
				pin is ignored during I/O cycles.
67	DATAEN	0	High	DATA ENABLE. The DATAEN output controls external multiplexing of the system ad
		Ŭ		dress/data bus. DATAEN low selects address and DATAEN high selects data. In an MC/
F				interface, DATAEN is low when \VGACMD is high and DATAEN is high when \VGACMD is
		1.1		low. In a PC or PC/AT bus interface DATAEN is low when all WEMR, WEMW, VOR, and
				VIOW are high. DATAEN is high when any one of VMEMR, VMEMW, VIOR or VIOW is low.
65	\RDLO	Ö	Low	READ LO. this output controls the direction of the external data transceivers on the low
- 1	- 1			order byte (Bits 0-7) of the address/data bus. It is low when data is read from the 82C45
				order byte (bits of) of the address/data bus, it is low when data is read notifithe decays,
				and high when data is written to 82C455. DATAEN can be used to enable the externa
				transceiver.
64	\RDHI	0	Low	READ HI. This output operates in a fashion identically to the \RDLO output except that
ł				controls direction for the high order byte (Bits 8-15) of the address/data bus, RDHI is low
	·			when data is read from 82C455 and high when data is written to 82C455.
71	M/IO		Both	MEMORY/IO or ADDRESS ENABLE and AUXILIARY DATA input. In MCA interfaces, th
	(AEN)			M/IO input pin selects either a memory or an I/O transfer. M/IO high selects a memor
ľ.		1		cycle and low selects an I/O cycle. When defined as M/IO, it must be valid when the
			1	DATAEN input is low. In PC-Bus interfaces, this input is renamed AEN. When low,
		ļ	l	
				indicates a valid I/O address when DATAEN is low. The M/IO (AEN) signal is latche
				internally. In both MCA and PC-Bus environments this pin serves as an auxiliary data b
				input. It is read into Bit 5 of the DIP Switch register whenever the DIP Switch register i
			1	accessed by the CPU.
	100			
69	\S0	1	Low	S0 or MEMORY WRITE. \S0 is the memory and I/O write input from the MCA bus. In
·	(\MEMW)			PC-Bus interface applications, this input is named MEMW. It must be low for CPU write
n en seiser na de	ار. ط معقد الدروم ويور برمان	e ine serve	<u>r Ma</u> rie and	to display memory.
70	\S1		Low	S1 or MEMORY READ. \S1 is the memory and I/O read input from the MCA bus. I
••	(\MEMR)			PC-Bus interface applications, this input is named \MEMR. It must be low to permit the
				CPU to read display memory.
79	\VGASETUP		Low	VGA SETUP or I/O WRITE. In an MCA environment this active low \VGASETUP input
	(\IOW)			allows configuration registers at I/O Addresses 100-104h to be accessed. All other memor
l	(ļ	ļ	and I/O functions are disabled. In PC-BUS interface applications, this input is named \IOW
]				
				It must be low to permit the CPU to write to an 82C455 I/O register.
68	VGACMD	!	Low	VGA COMMAND or I/O READ. In an MCA environment this active low \VGACMD indicate
	(\IOR)	-	/	a command bus cycle. VGACMD must not be asserted during system memory refresh
				a commune and choice requirementation made not be appended adming system memory telles
	(001)			avalage in a DO Dup appriranment this input is seened VOD. It must be built to warre the
	(1011)			cycles. In a PC-Bus environment this input is named \IOR. It must be low to permit the CPU to read an I/O register.

이 문서는 가지면 가지는 것은 것을 수



Flatpack		····		
Pin No.	Name	Туре	Active	Description
80	VGAENAB (\REFRESH)		High/Low	VGA ENABLE or REFRESH and AUXILIARY DATA. In an MCA environment this active high VGAENAB input signal enables memory and I/O accesses. In the PC-Bus interface REFRESH high indicates a valid memory cycle. This pin also serves as an auxiliary data bit input which is read into Bit 6 of the DIP Switch register whenever the DIP Switch register is accessed by the CPU.
78	\VGAREQ (\IOSC16)	0	Low	VGA REQUEST or I/O SELECT 16. In an MCA environment this output indicates that a FAST memory cycle can be executed (this feature can be disabled through a register). In a PC-Bus environment this active low \IOCS16 signal indicates a valid 16 bit I/O cycle.
74	VGARDY	0	Low	VGA READY, when low this output indicates that the current CPU read/write cycle must be extended with wait states.
77	\VGADS16 (\MEN16)	0	Low	VGA ADDRESS SELECT 16 or MEMORY ENABLE 16. In an MCA environment this active low \VGADS16 output indicates that a 16-bit memory or I/O transfer cycle is occurring. In a PC-Bus environment this active low \MEN16 signal indicates a 16-bit memory cycle transfer is enabled. This signal should be used in external logic to decode the high order address and generate \MEMCS16 for the PC-AT bus.
75	\VGAACK (\WR46E8)	0	Low	VGA ACKNOWLEDGE or WRITE 46E8h. In an MCA environment this active low VGAACK output indicates a valid CPU access (memory and I/O) to the 82C455. In a PC-Bus environment this active low \WR46E8 signal indicates a valid I/O write to address 46E8h.
113	VGAINT	0	Either	VGA INTERRUPT. This pin is asserted whenever the vertical sync signal goes active This pin can be configured to be active high (EGA) or active low (VGA) through the Emulation Mode register (XR14).
114	RESET	1	High	RESET. An active high input which resets the 82C455.
38	TEST	1	High	TEST. This input is used for factory testing only. It should be tied low.
40	PWRDN2	l	Both	POWER DOWN 2, 1. The POWER DOWN input pins select the Normal, Relax, and
111	PWRDN1	1	Both	Retire modes of operation as follows:
				PWRDN2PWRDN1OPERATION00Normal Operation
				0 1 Relax Mode
				1 0 Retire Mode
		 		1 lilegal
105	CLK0	I	Both	CLQCK 2-0. Video Clock inputs. One of these dot clock inputs is selected by the Miscel-
104 103	CLK1 CLK2		Both Both	laneous Output Register.
101	MCLK		Both	MASTER CLOCK. This clock input is used to sequence internal 16-bit I/O cycles.
108	SENSE	 	Both	SENSE. The state of this input pin can be read in Input Status Register 0, Bit 4.
100	\PALRD	0	Low	PALETTE READ. This output is active low during an I/O read to an address in the range 3C6-3C9h and is connected to the Read input of an external inmos G171 Palette/DAC.
99	\PALWR	0	Low	PALETTE WRITE. This output is active low during an I/O write to an address in the range 3C6-3C9h and is connected to the Write input of an external Inmos G171 Palette/DAC.
142	MODO	1/0	Both	MEMORY 0 DATA. Display memory data bus for Plane 0 (Map 0).
3	M0D1	I/O	Both	
7	M0D2	1/0	Both	
12 16	M0D3 M0D4	1/O 1/O	Both Both	
24	M0D5	1/O	Both	
28	M0D6	I/O	Both	
33	M0D7	<u> </u>	Both	
144 5	M1D0 M1D1	1/O 1/O	Both Both	MEMORY 1 DATA. Display memory data bus for Plane 1 (Map 1).
10	M1D2	1/0	Both	
14	M1D3	I/O	Both	
22	M1D4	1/0	Both	
26	M1D5	1/0	Both	
31 35	M1D6 M1D7	1/O 1/O	Both Both	
115	M2D0	1/0	Both	MEMORY 2 DATA. Display memory data bus for Plane 2 (Map 2).
118	M2D1	1/0	Both	······································
120	M2D2	1/0	Both	
122	M2D3 M2D4	1/O	Both	
124 128	M2D4 M2D5	1/0 	Both Both	
130	M2D5 M2D6	1/0	Both	
132	M2D7	1/0	Both	

Flatpack Pin No.	Name	Type	Active	Description	
116	M3D0	1/0	Both	MEMORY 3 DATA. Display memory data bus for Plane 3 (Map 3).	
119	M3D1	1/0	Both	MEMORY O DAMA. Display memory data bus for 1 faile 5 (Map 6).	
	F				
121	M3D2	1/0	Both		
123	M3D3	1/O 4	Both		
125	M3D4	1/0	Both		
129	M3D5	1/0	Both		
131	M3D6	1/0	Both		
133	M3D7	1/0	Both		
143	AA0	0	Both	ADDRESS PLANES 0, 1, Display memory address bus for DRAM-planes 0 and 1.	
4	AA1	0	Both		
8	AA2	0	Both		
- 13	A'A'S	0 · · · · O	Both 🕫		
21	AA4	0	Both		
25	AA5	0 1	Both		
29	AA6	0	Both		
34	AA7	- · · · Õ	Both		
141	BA0	0	Both	ADDRESS PLANES 2, 3. Display memory address bus for DRAM Planes 2 and 3.	
- 2	BA1	O E a	Both		
6	BA2	0	Both		
11	BA3	0	Both		
15	BA4	0	Both		
23	BA5	ŏ	Both		
27	BA6	0	Both		
	BA7	0	Both		
20	\RAS	0	Low	ROW ADDRESS STROBE. Row address strobe for all DRAM memory banks.	
134	\CAS0	0	Low	COLUMN ADDRESS STROBE 0. Active low column address strobe for Memory Plane 0	
135	\CAS1	0	Low	COLUMN ADDRESS STROBE 1. Active low column address strobe for Memory Plane 1	
136	\CAS2	0	Low	COLUMN ADDRESS STROBE 2. Active low column address strobe for Memory Plane 2	
137	\CAS3	0	Low	COLUMN ADDRESS STROBE 3. Active low column address strobe for Memory Plane 3	
139	\WE	0	Low	WRITE ENABLE. Active low write enable signal for all display memory banks/planes.	
97	HSYNC	0	Both	HORIZONTAL SYNC OUTPUT. HSYNC is active high if the horizontal polarity bit (I the Miscellaneous Output register; I/O address 3C2) is low. It is active low if the hor polarity bit is high.	
98	VSYNC	0	Both	VERTICAL SYNC OUTPUT. VSYNC is active high if the vertical polarity bit (Bit 7 of t Miscellaneous Output register; I/O address 3C2) is low. It is active low if the vertic polarity bit is high.	
96	BLANK	0	Both	BLANK is a programmable output for blanking the CRT or Flat Panel. Its polarity programmable. It can be redefined as the Display Enable signal.	
85	VIDEO0	0	Both	VIDEO 0-7. Eight video outputs to drive a color or monochrome display devices.	
86	VIDE01	0	Both	Color values for digital CRT interface are assigned as follows:	
87	VIDEO2	0	Both	Video0 B Blue	
88	VIDEO3) 0	Both	Video 1 G Green	
89	VIDEO4	0	Both	Video2 R Red	
93	VIDEO5	ō	Both	Video3 BS/V Secondary Blue/Monochrome	
	VIDEO6	Ö	Both	Video4 GS/I Secondary Green/Intensity	
94					
95	VIDE07	0	Both	Video5 RS Secondary Red	
		l	.	Video6 User Defined	
				Video7 User Defined	
92	SHIFTCLK	0	High	SHIFT CLOCK. Output pixel clock to which video output data is synchronized.	
83	WGTCLK	0	High	WEIGHT CONTROL CLOCK. Gray scale reference clock for Panels with Pulse With	
				Modulation support.	
17	ACDCLK	0	High	LCD CLOCK. A 50% duty cycle square-wave with programmable period. Used to ba bias LCD panels.	
140	\ERMEN	0	Low	EARLY MEMORY INDICATOR. This output indicates whether display memory is be accessed by the CPU or by the 82C455 to refresh the display. A high indicates disp device access and a low is CPU access. This signal can be redefined as a gene purpose output.	
112	\TRAP	0	Low	TRAP. This active low output indicates a TRAP condition requiring special CPU assistant It can be redefined as a general purpose output pin.	
	PTMC	1	Both	PTMC. this input selects the type of CPU interface. PTMC low selects an MCA interface	
82				and high selects a PC-Bus interface. This input must always be valid.	

PC-6220

.

.. . . .




Fig. 9-9 Top view



9-5. μ PD80C42 Universal peripheral interface

Features

- Instruction cycle: 1.25µs/12MHz
- Program memory (ROM): 2K x 8 bits
- Data memory (RAM): 128 x 8 bits
- I/O port: 2 x 8 bits
- Async slave master interface Two data registers (DBBIN, DBBOUT)
 8-BIT STATUS
- Internal timer/counter: 8 bits
- A pair of working registers
- 8-level stack
- Internal clock oscillation circuit
- Interrupt function
- DMA function
- Expandable I/O port
- Single step operation

Block diagram




Fig. 9-9



9-6. TC51128AFL-80 CMOS PSEUDO-STATIC RAM (131,072 WORDS X 8 BITS)

General

The TC518128AFL is a single 5V operated 131,072 words x 8 bits pseudo-static RAM. It realized a large capacity, high speed, and low power dissipation by a combination of single transistor type dynamic memory cell and peripheral CMOS static circuit. With the TC518128AFL, auto refresh and self-refresh can easily be achieved with -RFSH input, and, similar as an async static RAM, the R/W input is accepted at a low to high transition of R/W, which enhances easier interface with microcomputer.

The TC518128AFL is pin compatible with 1MB static RAM (JEDEC standard) and a package of 0.3" wide, 32-pin SOP mini-flat static package is used.

Refresh can be done by selecting 512 address (A0~A8) within 8ms.

Features

tCEA	Access time	80ns
t OEA	OE access time	35ns
tRC	Cycle time	130ns
PD	Operating power dissipation	385mW
Self-I	refresh current	1mA/220μA

- Large capacity:, 131,072 words x 8 bits
- High speed, low power dissipation
- Single 5V supply: 5V±10%
- Auto refresh possible by the internal counter
- Self-refresh possible by the internal counter
- · All input/output are TTL compatible
- 512 refresh cycle/8ms
- Adoption of the auto refresh power down function
- · Pin compatible with 1M static RAM (JEDEC standard)
- 32-pin mini-flat package

Pin configuration

RESH [32 VDD
A16 🛛	2	31 🖸 A15
A14 🛛	3	30 🗍 CE2
A12 [4	29 🗍 R/W
A7 🗖	5	28 🛛 A13
A6 🛛	6	27] A8
A5 📋	7	26 🗍 A9
A4 [8	25 🗍 A11
A3 🗖	9	24 🗍 💽
A2 🗖	10	23 🗍 A10
A1 [11	22] CET
A0 [12	21] 1/08
1/01 [13	20 🗍 1/07
¥02 [14	19 🗍 1/06
иоз [15	18 🗍 1/05
GND [16	17 🗍 1/04

Pin name

A0~A16	Address input
R/W	Read/write input
ŌĒ	Output enable input
RFSH	Refresh input
CE1, CE2	Chip enable input
l/01~l/08	Data input/output
VDD	Power supply
GND	GND

Block diagram




Fig. 9-11



9-7. M5M27C102FP ONE TIME PROM FOR

BIOS

DESCRIPTION

The M5M27C102FP, is high-speed 1048576-bit one time programmable read only memories. They are suitable for microprocessor programming applilications where rapid turn-around is required. The M5M27C102FP are fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and are available in 40 pin (DIP, SOP, VSOP) or 44 pin (PLCC) plastic packages.

FEATURES

والرافية الأفاد الاستقلاب

- 65536 word x 16 bit organization
- Package " SOP (525 mil) M5M27C102FP ٠
- Programming voltage: 12.5V
- ٠ Two line control OE, CE
- Stand by 1mA (max.)
- Single 5V power supply
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Word programming algorithm
- Page programming algorithm

PIN CONFIGURATION (TOP VIEW)




Fig. 9-12

9-8. SC9871 DMAC $= \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ r_{2}^{2} \\ r_{2}^{2} \\ \end{array} \right\} = \left\{ \begin{array}{c} r_{1}^{2} \\ r_{2}^{2} \\ r_{2}$

9-8-1. DMAC general description

The DMAC function is stored in the SC9871.

Two 8237 DMACs are contained in this controller which supports 7 DMA channels. The DMA controller-1 operates as a slave to carry out the DMA transfer for CH0~3 in byte increment. The DMA controller-2 operates as a master to carry out the DMA transfer for CH4-7 in 16-bit increment. CH4 is used for the cascade connection. The rate transferred at a time is 64KB for CH0-3 and 128KB for CH4-7. The transfer area is 16MB whose high order area is set to the page register within the superintegration.

Channel allocation

Channel allocation	14
CH0: I/O slot CH1: I/O slot	••
CH1: I/O slot	
CH2 : Floppy disk + I/O slot	
CH3: I/O slot	
CH4 : For cascade connection	
CH5: I/O slot	
CH6: I/O slot	
CH7: I/O slot	
I/O address	
Described next is I/O address.	
00H: CH0 base, current address	
01H : CH0 base, current address	
02H : CH1 base, current address	
03H : CH1 base, current address	
04H : CH2 base, current address	
05H : CH2 base, current address	
06H : CH3 base, current address	
07H : CH3 base, current address	
08H : DMAC 1 command, status register	
09H: DMAC 1 request register	
0AH: DMAC 1 single mask register	
0BH: DMAC 1 mode register	
0CH: DMAC 1 clear byte point register	
0DH: DMAC 1 master clear	
0EH: DMAC 1 clear mask register	
0FH: DMAC 1 all mask register	
C0H: CH4 base current address	
C2H: CH4 base current address	
C4H : CH5 base current address	
C6H: CH5 base current address	
C8H : CH6 base current address	
CAH: CH6 base current address	
CCH: CH7 base current address	
CEH: CH7 base current address	
D0H: DMAC 2 command, status register	
D2H: DMAC 2 request register	
D4H: DMAC 2 single mask register	
D6H : DMAC 2 mode register	
D8H: DMAC 2 clear byte point register	
DAH: DMAC 2 master clear	



DCH: DMAC 2 clear mask register

DEH: DMAC 2 all mask register

DMAC 1 address and count must be set in increment of a byte. The address of DMAC 2 is possible for DMA due to a 16-bit word environment and a half of the actual address is used to set.

Page register

87H : DMAC CH0 page address

- 83H : DMAC CH1 page address
- 81H : DMAC CH2 page address
- 82H : DMAC CH3 page address
- 8BH: DMAC CH5 page address 89H: DMAC CH6 page address
- 8AH : DMAC CH7 page address
- 8FH : High address during DRAM refresh
- 80H: MFG port

9-8-2. DMAC block diagram (SC9871)




Fig. 9-13

84, 85, 86, 88, 8C, and 8EH are reserved.

In the page register is set the DMA address A23~16. But, for the DMAC 2, the LSB of the page register is insignificant because the DMAC is an output for A16.

DREQ/DACK signal are connected to the I/O slots, but, the internal FDC is connected for the channel 2 of the slave when the bit 3 of the 3F3H/372H port is at "1".



9-8-3. Configuration register

Can be accessed when the register number is set in the configuration register 22H and the set value is outputted to the address 23H.

- 22H: Register number (write only)
- 23H: Value to be set in the register (read/write possible).

There are some registers provided, but explanation will be given here for the register number 01H which is DMAC related.

Register number 01H (read/write port)

7							0					
Х	X	16W1	16W0	8W1	8W0	X	X					
	Default ALL "0"											

The register to which set the DMA wait control. Table

Set	value	DMAC 2 waits				
16W1	16W0	DIVIAC 2 Walls				
0	0	1 wait				
0	1	2 waits				
1	0	3 waits				
1	1	4 waits				
Set	value	DMAC 1 waits				
8W1	8W0	DIVIAC Walts				
0	0	1 wait				

		Iwait
0	1	2 waits
1	0	3 waits
1	1	4 waits

DMAC 2 is for 16-bit transfer (master DMAC)

DMAC 1 is for 8-bit transfer (slave DMAC)

9-8-4. SC9871 DMAC signal descriptions

PIN No.	NAME	١ĮQ	Function
1~5	TXA0~5		Not used.
6-7	XA0~1	в	System address bus
9~15	XA2~8	В	
17	XA9	В	
18~24	XA10~16	0	at a star the star
26-32	XA17~23	0	<u></u>
33~36	DACK0~3	0	Response to 8-bit transfer re- quest for DREQ0~3
37	DACK4	0	Not used.
38-40	DACK5~7	0	Response to 16-bit transfer re- quest for DREQ5~7.
42	AEN	0	Not used.
43	AEN1	0	Not used.
44	AEN2	0	Not used.
45	AEN1B	0	Address enable
46	AEN2B	0	Not used.
47	ADSTB1		N1.2 and table all
48	ADSTB2	0	Not used.
49	EOP1	0	Not used.
_		<u> </u>	
50	EOP2	0	Not used.
	тс	0	DMA complete signal
52	HRQ	0	Hold request, to system gate array
53	HRQ	0	Not used.
54	ACK	0	Not used.
55	TEST	1	Fixed LOW
56	GATERDY	0	Not used.
58	XIOR	В	I/O read
59	XIOW	В	I/O write
60	TXIOR		Not used.
61	TXIOW		Not used.
62	XBHE	0	Byte high enable
63	XD0	B	System data bus
65~71	XD1~7	В	Cystem data bis
7380	TXD07		Not used.
81	XMEMR	0	System bus memory read MEMRC
82	XMEMW	0	System bus memory write MEMWC
83	TEST CK	I	Fixed LOW
84	TSTNORT	1	Fixed HIGH
85	IOCHRDY		AT bus IOCHRDY signal
86	CSDMWT	1	Indicates the configuration register access inside the DMAC that indicates the 23H is ac- cessed following to 22H 01.
87	REF	I	Indicates the refresh cycle.
88	MASTER	1	AT bus master signal input. Indi- cates that the AT bus has be- came the bus master.
89	RESET	1	Reset
91~94	DREQ0~3	1	8-bit DMA request signal
9597	DREQ5~7	1	16-bit DMA request signal
98	DMACLK		4MHz DMA clock
99	HACK	1	Hold acknowledge
100	HLDA	<u> </u>	CPU HLDA signal that indicates
			that the CPU released the bus.



9-9. LZ95H22

9-9-1. General

The DOS_ROM, VGA, and printer interface are contained in a single chip for the PC-6220.

- (1) DOS-ROM interface Supports the same features as the ROM board.
- (2) VGA interface Creates the memory and I/O chip select signals.
- (3) Printer interface Supports the parallel port functions of the IBM serial/parallel board. Ports 1 and 2 are set by the Sharp original port.
- (4) 8042 hard disk interface select signal generation
- (5) Others
 - Drive select signal generation Key board select signal generation CRT display select signal generation Drive access LED internal/external key selection

9-9-2. I/O address

The following I/O ports exist in the gate array.

- Sharp original port
- ② DOS-ROM interface port
- ③ Printer interface port
- ④ Hard disk interface, 8042 decoder
- ⑤ FDD control signal port

See the table next for the relationship between address and port

AEN	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	HEX	
1	х	X	Х	х	Х	X	х	Х	X	х	XXX	Not selected
0	0	0	0	1	1	1	1	1	0	0	70	Sharp port pointer (WO)
0	0	0	0	1	1	1	1	1	0	1	7D	Sharp port data (R/W)
0	0	1	#	#	#	#	1	0	0	0	1#8	DOSROM port pointer (WO)
0	0	1	#	#	#	#	1	0	0	1	1#9	DOSROM port data (R/W)
0	0	1	#	#	#	#	1	0	1	0	1#A	DOSROM port reserved (R/W)
0	0	1	#	#	#	#	1	0	1	1	1#B	DOSROM port ID (R/W)
0	1	\$	0	1	1	1	1	0	0	0	\$78	Printer port data (R/W)
0	1	\$	0	1	1	1	1	0	0	1	\$79	Printer port status (RO)
0	1	\$	0	1	1	1	1	0	1	0	\$7A	Printer port control (R/W)
0	1	1	1	1	0	0	1	1	1	0	3CE	VGA port
0	1	1	1	1	0	0	1	1	1	1	3CF	VGA port
0	0	0	0	1	1	D	0	Х	0	0	60, 64	-CS8042 signal output
0	0	1	%	1	1	1	0	Х	Х	Х	1F0~7	-HDCS0 signal output
0	1	1	%	1	1	1	0	1	1	х	3F6,7	-HDCS1 signal output
0	1	1	1	1	1	1	0	0	1	0	3F2	FDD select signal output

#: Set by the Sharp original port 12H.


- \$: Set by the Sharp original port 02H.
- %: Set by the Sharp original port 02H.
- X: Don't care

9-9-3. Sharp original port

① Access method

After setting the register number in the pointer port of 7CH, make access through 7DH. For the pointer of 7CH is cleared after the data port of 7DH is accessed, the register number needs to be set to the pointer port of 7CH again in order to access the data port of 7DH once more.

② Register 01H [W/O] Read port is within SI.



SIO EN 0: INTERNAL SIO ENABLE 1: INTERNAL SIO ISABLE SIO_EN can also be changed by the register 2.

2 Register 02H [R/W] Write port is within SI.

BIT	7	6	5	4	3	2	1	0	
	*	1			-			-	HD EN
1		*							HD SEL
		ļ	*						SIO EN
				*					SIO SEL (Not used in this GA) @
					*				PRT EN
						*			PRT SEL
							ж		IMS EN (Not used in this GA) @
	_							*	IMS SEL(Not used in this GA) @
HD E	N		0:	HD	ро	rt er	nab	le	1: HD port disable
HD S	EL		0:	Prir	mar	y se	ettin	g	1: Secondary setting
PRTI	ΞN		0:	Prir	nter	por	t er	nab	le 1: Printer port disable
PRT	SEL	-	0: Port 1 setting (378H~37AH)						1: Port 2 setting (278H~27AH)
SIO E	SIO EN 0: Internal SIO enable				I SI	ble 1: Internal SIO disable See register 1.			
NOT									

NOTE @: A bit exists in the register.

③ Register 0EH [W/O] Read port is within SI.

BIT	7	6	5	4	3	2	1	0	
	*	*	*	*	*	*	*		Not used PRINTER BUSY CONTROL PWRDWN2, PWRDWN1 (Not used in this GA) VGA_EN

VGA_EN 0: Internal VGA enable

1: Internal VGA disable

- Printer busy 0: Normal, busy in the status port indicates the state of control the line.
 - 1: Forced to the busy state by the strobe and cancelled by -ACK.
- ④ Register 12H [R/W]

BIT	7	6	5	4	3	2	1	0	
	*	*	*	*		-			Reserved.
					*	*	*	ж	ID2SW3~0

ID2SW3~0: The value "X" is set for the port address 1X8~BH.

⑤ The register 11~1FH is kept for software address.

PC-6220

9-9-4. DOSROM port

Access method

After the register number is set to the pointer port of 1X8H, access is made through 1X9H.

心心里的现在分词

de din av ei brei brei f

Existence of the DOSROM port is recognized by the 1XBH port. The value "X" is set by the Sharp original port (pointer 12).

영국에 가지?

② Register group

Pointer register (1X8H)	Data register (1X9H)
OOh	Memory data read/write
01h	Chip select register
02h	Memory mapper register Address register 1
· · · · · · · · · · · · · · · · · · ·	Address register 1
04h (P. Jiner)	Address register 2
05h	Address register 3

Control register: 1XAH

ID register: tXBH

③ Explanation of register in Parallelistic sectors and in

Pointer register: 1X8H/stabilities all a second a stabilities and a second and as

	ВІТ	7	6	5	4	3	2	1	Ō	
				=			*	*	*	Data register pointer
j					*	*			4.1	Reserved.
			*				İ.		. 5	Test bit
	100	*	·	÷.		a.,	1	•		Reset

Data register The register to be accessed through the data register pointer 1X9H.

Test bit For counter clear, normally set to "0".

Reset 1: Same function as the hardware reset. The 1X9H related register keeps the reset state. 0: During normal operation

Reserved Normally set to "0".

- NOTE: Since the pointer set is kept until written next, it needs no setting when the same register is to be read or written next.
- ROM data read: Pointer 00H [R/W]

BIT	7	6	5	4	3	2	1	0		
	*	*	*	*	ж	*	*	*	Memory data	_

ROM data port when accessing the I/O.

Write is valid only when the RAM is installed.

Chip select register: Pointer 01H

BIT	7	6	5	4	3	2	1	0	
			1			*	*	*	Chip select
	*			*	ж	; ;	 i		Reserved.
			*				· · ·		Reserved @.
		*	A.,						Address auto increment

Chip select

010: DOSROM1 (enabled only for 8-bit access)

- States on the state of the state of the states of the stat
 - 100: Reserved
 - 101: Reserved
 - 110: Reserved
 - 111: Reserved

Address auto increment ,

- 0: The contents of the address register are not incre-
- mented when the I/O is accessed.
- 1: The contents of the address register are incremented when the I/O is accessed.

NOTE: Set to 00H when reset.

NOTE @: A bit exists in the register.

Memory map register: Pointer 02H

BIT	7	6	5	4	3	2	1	0	
			*	*	*	*	*	*	Memory base address
		ж,				·			8/16 access
_	*						_		Memory access enabled

Within the 1MB system address space, the base address is set for a 64KB window at a boundary of 16KB.

Setting is possible 010000~111100.

With the software, 101100 B0000~BFFFF (Disabled depending on the display mode) 110100 D0000~DFFFF 110110 DS000~E7FFF 110111 DC000~EBFFF 111000 E0000~EFFFF 6 kinds of setting enabled Disabled addresses are:

00XXXX 00000~3FFFF C0000~CFFFF (disabled) 1111XX F0000~FFFFF

8/16 access

1. 3 . 4 . 4 Selection is made whether the 64KB space set operate as an 8-bit memory or 16-bit memory.

- 0: Only 8-bit access is enabled.
- 1:16-bit access is enabled.

Memory access enable/disable 0: Disable 1: Enable

NOTE: Set to 38H when reset and CPU is reset (test cycle detection of FEH to I/O 64H)

Address pointer 1: Pointer 03H

BIT	7	6	5	4	3	2	1	0	
				*	*	*	*	ж	Expansion address
	ж	*	*			1			Reserved.

Expansion address, EA20~EA16 Specified which 64KB sector of a 2MB memory card is to be mapped to a window.

Reserved. Set to "0" when writing, and "0" when reading

NOTE: Set to 00H when reset.

Address register 2: Pointer 04H

BIT	7	6	5	4	3	2	1	0	
	*	* :	*	*	*	*	*	*	Memory address, AD15~AD08

Memory card address AD15~AD08 when accessing the ROM.

NOTE: Set to 00H when reset.

Address register 3: Pointer 05H

вг	7	6	5	4	3	2	1	0	
	*	•*	*	*	*	*	*	*	Memory address

Memory card address AD07~AD00 when accessing the DOSROM. The address registers 2 and 3 are auto incremented according to the setting when accessing I/O. (Subsequent address is turned to 0H when the contents of the address registers 2 and 3 are 0FFFFH and carry is not reflected to the address register 1. In the test mode, count increments at every digit.

NOTE: Set to 00H when reset.



0: Printer error.

Control register" 1XAH [R/W]

		-												
BIT	7	6	5	4	3	2	1	0						
	*								Serial in (not used)					
-		*	*	*	*			ļ	Reserved.					
						*			IDMEME					
			ļ	ļ			*		IDMEME					
								*	Serial out (not used)					
RES	 RESCPUE 0: Reset CPU monitor enable The 1X9 and 1XA registers within this gate array are reset when FEH is written in the address 64H. 1: Reset CPU monitor disable The 1X9 and 1XA registers within this gate array are not reset when FEH is written in the address 64H. DMEME 0: Memory access enabled when ID changed. 1: Memory access disabled when ID changed. 													
IDME	MË					-			÷					
Other	ſS		Re	sei	vec	1.								
NOT	E: S	iet t	0 00	ЭΗΝ	whe	n re	eset							
• ID	reg	iste	r: 1	XBI	H									
BIT	7	6	5	4	3	2	1	0						
	1	1	0	0	1	1	0	1	LSI code					
	0	0	0	0	0	0	1	0	Board ID					

LSI code and ID code are read alternately. The LSI code is read immediately after reset.

LSI code: CDH Board code: 02H

Any board to be developed next will be allocated with 03H through 0FH.

When the board ID is written in the ID register, the board is enabled. If disabled, read/write to any register is not enabled.

* Recognition method

 $02H \rightarrow ID$ register

ID register read x 2 OCDH&02h \rightarrow Yes \rightarrow interface exists

9-9-5. Printer port

The printer port consists of three internal ports and external input/output. The board address can be selected using the Sharp port bit PRT_EN and PRT_SEL, as shown in the table below.

PRT_EN	PRT_SEL	I/O address	Port name
1	х	Not selected	
0	0	37xH	Printer port 1
0	1	27xH	Printer port 2

• Print data (I/O address, 378H/278H) [R/W]

BIT	7	6	5	4	3	2	1	0	
	*	*	*	*	*	*	*	*	Printer output data

Printer status (I/O address, 379H/279H) [R/W]

BIT	7	6	5	4	3	2	1	0	
	*								BUSY
		*							-ACK
			*						PE
				*					SELCT
- {				ł	*			}	ERROR
						*	×	×	
BUS	Y:		Pr	inte	er bu	ısy	sigr	nal	0: Busy
ACK	:		Pr	inte	er ac	ckn	owle	edg	e signal 0: Acknowledge
E:			Pa	ape	r en	npty	sig	Inal	1: Paper empty
SELF	•				er se gat				I. Selection of the printer is informed 1: Printer selected

-ERR: Printer error

A printer error is informed to the gate array.

x: Don't care.

Printer control (I/O address, 37AH/27AH) [R/W]

BIT	7	6	5	4	3	2	1	0	
	*	*	*				-		Don't care
				*					ENIR
					*				SEL
						*			-INIT
							*		AUTFDX
								*	STROBE
ENIR	:		Pr	inte	er po	ort i	nter	rup	t enable 1: Interrupt enabled with - ACK.
SEL:			Pr	inte	r se	elec	t		1: Printer selected
-INIT:			Pri	inte	r ini	itiali	zati	ion	0: Initialization (50\$s/min)
ATFD	ATFD: Auto feed				ł		1: Linefeed with a CR code (CR/LF)		
STB:			Pri	inte	r da	ita s	stro	be :	signal
Don't	car	e:	No	t af	fect	ted	(du	ring	write) 0: (During read)

9-6-6. Hard disk selection

Generates the AT bus interface hard disk drive select signal.

HD_EN	HD_SEL	-HDCS0	-HDCS1
1	х	Not active	Not active
0	0	Active through 1FO~1F7	Active through 3F6~3F7
0	1	Active through 170~177	Active through 376~377

9-9-7. FDD selection (I/O address: 3F2H) [WO]

BIT	7	6	5	4	3	2	1	0	
	*								DRIVE D MOTOR ENABLE (Not used)
		*				. ,			DRIVE C MOTOR ENABLE (Not used)
			*						DRIVE B MOTOR ENABLE
				*					DRIVE A MOTOR ENABLE
					*				ENABLE IRQ & DMA (Not used)
	l					*			FDC RESET (Not used)
							*	*	DRIVE SELECT (Not used)

When the FDD is selected, (BIT 5, BIT 4) = (1, 0), (0, 1), (1, 1). To turn on the floppy disk access lamp, set FDSELF to "1".

NOTE: Set to 00H when reset.

9-9-8. VGA port (I/O address: 3CEH, ECFH) [W/O]

Working range of the display memory is set.

- ① Access method Write the pointer 06H in the register of 3CEH to put the 3CFH port active.
- ② Register group 3CEH Graphic address

3CFH Miscellaneous register

③ Explanation of register

Graphics address 3CEH [W/O]

BIT	7	-6	5	4	3	2	1	٥	
	*	*	ж	*					NOT USED
					*	*	*	*	INDEX TO GRAPHICS CON- TROLLER DATA REGISTERS

Index: 0110: 3CFH is enabled to write. Cutto Middle Constant State Other: 0110: 3CFH is disabled to write. A sum of a mass owned of

(Reference): Because this gate array consists of a 1-bit register, no signal is assumed for other than 06H.

Miscellaneous-register 3CFH-[W/O]

BIT	7	6	-5	4	3	2	1	0	na territa de la composición de la comp
	*	*	*	*			}		NOT USED
			1		*				MEMORY MAP 1
		}				*	ĺ		MEMORY MAP 0
- I							×		CHAIN ODD EVEN PLANES (Not used in this GA)
- Cház		 9	n ne	-1997 - 1 - 1	= - J11:-		: 	*	GRAPHICS/TEXT MODE (Not used in this GA)

VRAM address is specified by the memory map.

ALL UNAL CO	nai eesa isi sh	ecilied by the memory	map
MAP 1	MAP 0	Address used	
0		A0000H~BFFFFH	
- 35 .0	_3_£0 1 /∃ ⇒	A0000H~AFFFFH	1.1.1.1.1.1
1	0	B0000H~BFFFFH	
1	1	B8000H~BFFFFH	a sala sa sa

NOTE: Set to 00H when reset.

12

) ¹ .

9-9-9. Signal descriptions

① The signal name preceded with a "-" represents active low signal.

_ _ . . .

- philip bin a data se balan

② The column next to the signal name indicates: (1) for input, (O) for output, (I/O) for input/output.

Signal nome	1/0	
Signal name	1/0	Explanation
)	When all addresses A20~A23 are at 0,
		this signal turns low and cannot be
-LMSEL	(1)	latched by ALE when the CPU accesses.
a <u>tha a</u> i	e Preside	Used for the memory decode enable sig-
		nal-
	[Memory address 19~1. Not ALE latched
- A19~A1	88 (1) 68	when the CPU accesses. Incorporates a
i i je na dala	n da la sel	pullup resistor.
14.11		Memory address 0. Latched by ALE
XA0	0	Memory address 0. Latched by ALE ; when the CPU accesses. Incorporates a
		pullup resistor.
		Address enable signal that goes high
		during the DMA access. With a "0" state
AEN	(1)	of the signal, it is used for the enable sig-
	1	nal of the I/O decode circuit.
		Address latch enable signal during the
ALE	(1)	CPU access. Fixed high other than when
	i	the CPU access.
XD7~XD0	(I/O)	CPU side data bus (low side).
		Memory read command. Output for any
MEMR	(1)	space of 16MB.
		Memory write command, Output for any
-MEMW	(1)	space of 16MB.
105		
-IOR	(1)	I/O read command.
-IOW	: (i) -	I/O write command.
RESET	(1)	System reset command. Schmidt input.
	<u> <u> </u></u>	I/0 select signal for within the gate array.
		Turns active when accessing the printer
-SELTM	(O)	I/O, RAM I/O, hard disk I/O, floppy disk
		I/O, -SELMD, -SELEXIO.
		Select return signal from the modern con-
	ļ	nector. In the case of a device other than
-SELMD	(1)	the modem, the select signal needs to be
		added to this line. Incorporates a pullup
		resistor.
		Select return signal from an expansion
		unit.
	.	When using the XD0~7 bus by the expan-
		sion unit, the select signal must be an
		input to this line. Incorporates a pullup
-SELEXIO	(1)	resistor.
		If the signal is active when the internal
	l	printer port is selected, it treated invalid
		as the expansion unit side port takes
		preference by the internal printer logic.
		16-bit memory access request signal.
		Turns active when accessing the VGA
-MEMCS16	(O)	VRAM and accessing the ROM memory
	ļ	with the memory mapper register bit 6 is
		at "1". Open drain output.
		VRAM 16-bit access enable signal (VGA)
		0: Enabled (MEMCS16 issued)
-MEN16	(1)	1: Disabled (MEGA)
		Enables the VGA to access the 16-bit.
		Controls MEMCS16.
	<u></u>	ROM memory access enable signal. Con-
	1. 1. A. 1.	trols MEMCS16.
-RMEM16	, (I) .	
		0: Enabled (MEMCS16 issued). 1: Dis-
<u> </u>	<u> </u>	abled.
IRQ7	(O)	Parallel port 1/interrupt request signal.
Inu/	1 11.11	High impedance when not used.

4




Signal name	1/0	Explanation
IRQ5	(0)	Parallel port 2 interrupt request signal. High impedance when not used.
-CS8042	(0)	8042 key controller chip select signal. Ac- tive address 60H, 64H.
-HDCS0	(0)	Hard disk chip select signal.
-HDCS1	(I)	Hard disk chip select signal. HD_EN HD_SEL -HDCS0 -HDCS1 1 X Not active. 0 0 1F0~1F7 3F6~3F7 0 1 170~177 376~377
-INTKEY	(O)	Internal keyboard enable signal. Con- tents of the Sharp original port 01, bit 5. 0: Internal 1: External
-EN_CRT	(O)	CRT display enable signal. Turns active when the VGA_EN bit is "0" with the contents of the Sharp original port 01 bit 6 in the CRT mode. L: CRT display mode -LCD/CRT inversion issued.
VGAAEN	(O)	VGA chip select signal. Turns low when the bit 1 of the AEN input is at a "0" with the bit 1 of the Sharp original port 0E (VGA_EN) at "0".
VGACS	(O)	VGA memory chip select signal. Turns "1" when the bit 1 of the Sharp original port 0E (VGA_EN) is at a "0" with - LMSEL at 0, A19 at 1, A18 at 0 and A17 at 1.
-READY	(I)	VRAM ready signal.
IOCHRDY	(O)	System ready signal. Open drain output. Turns low with a "0" state of the -READY signal.
AD0~7	(1/O)	Address multiplex bus. Hands down the address and data to the ROM and the printer. AD0 is an input when word accessing to DOSROM. In the normal operation mode, XA0 and A1~7 latch signals are issued. When accessing the ROM I/O, the con- tents of the address register 3 is issued. When the printer data is written, XD0~7 are issued. When printer control is written, the printer data is issued. When the printer status is read, it is in the input mode in the floating mode.
AD8~15	(O)	In the normal operating mode, A8~15 latch signal. When ROM I/O is accessed, the contents of the address register 2 are issued. When accessing the ROM, AD14 and 15 are converted. Low order two bits of the mapping register. 00 01 10 11 $00\rightarrow00 \ 01\rightarrow00 \ 10\rightarrow00 \ 11\rightarrow00$ A14, A15 \rightarrow AD14, AD15 01 \rightarrow 01 10 \rightarrow 01 $11\rightarrow01 \ 00\rightarrow01$ $10\rightarrow10 \ 11\rightarrow10 \ 00\rightarrow10 \ 01\rightarrow10$ $11\rightarrow11 \ 00\rightarrow11 \ 01\rightarrow11$
EA16~20	(0)	In the normal operating time, A16~19, - LMSEL latch signal. When accessing the ROM I/O, the con- tents of the address register 1 are issued.
-MEMWE	(O)	Memory write enable signal for Sharp memory
-MEMOE	(0)	Memory out enable signal for Sharp memory

Signal name	1/0	Explanation
-MEMCE0~3	(O)	Memory chip enable signal for Sharp memory. Refer to ROM port chip select register.
BYTE	(O)	Turns to "1" when MEMCS16 has turned to "0" by the ROM memory access. ALE latched signal.
VIFCNT	(I)	1: Printer/re232C driver enable. 1 if the printer is connected.
-PRT_EN	(0)	0: Printer driver enable
-STBY	(O)	0: RS232C driver enable
-PDCLK	(O)	Printer data latch clock. Issued when - IOW with address 378, 278H.
-PDIN	(O)	Printer status input. Issued when IOR with address 379/279 or 37A/27A.
STROBE	(0)	Printer strobe signal (externally inverted). The contents of the printer control register bit 0.
AUTFDX	(O)	Printer auto linefeed signal (externally in- verted). The contents of the printer con- trol register bit 1.
INIT	(O)	Printer initialize signal (externally in- verted). The contents of the printer con- trol register bit 2.
SLCTIN	(O)	Printer select signal (externally inverted). The contents of the printer control register bit 3.
-ACK	(I)	Printer acknowledge signal. Used for the interrupt signal from the printer. Incorporates a pullup resistor (inside the chip).
FDSEL	(O)	FD access signal for LED activation (ac- tive when the motor on bit of DOR).

PC-6220

10. Pin description



			-			
NO	SIGNAL	BUF TYPE		NO	SIGNAL	BUF TYPE
. 1	VGACS	OBF2M		-26	-BYTE	OBF2M
2	AD0	IOBF	<u>ן</u> י	27	-MEMWE	OBF
3	AD1	IOBF	. :	28	-MEMOE	OBF
4	AD2	IOBF	. _.	29	-MEMCE0	OBF2M
5	AD3	IOBF		30	-MEMCE1	OBF2M
6	AD4	IOBF		31	-MEMCE2	OBF2M
7	AD5	IOBF		32	-MEMCE3	OBF2M
8	AD6	IOBF		33	-RMEM16	IBF
9	AD7	IOBF		34	PDCLK	OBF
10	GND		-	35	-PDIN	OBF2M
11	AD8	OBF		36	-ACK	IBFSU
12	AD9	OBF		37	SLCTIN	OBF2M
13	BCC		1 	38	INIT	OBF2M
14	AD10	OBF		39	AUTFDX	OBF2M
15	AD11	OBF		40	GND	
16	AD12	OBF	· .	41	VCC	
17	AD13	OBF		. 42	STROBE	OBF2M
18	AD14	OBF		43	-PRT_EN	OBF
19	AD15	OBF		44	-STBY	OBF
20	EA16	OBF		45	XD0	IOBF
21	EA17	OBF		46	XD1	IOBF
22	EA18	OBF		47	XD2	IÓBF
23	EA19	OBF		48	XD3	IOBF
24	EA20	OBF		49	XD4	IOBF
25	GND			50	XD5	IOBF

NO	SIGNAL	BUF TYPE
51	XD6	IOBF
52	XD7	IOBF
53	-CS8042	OBF2M
54	-INTKEY	OBF2M
55	-MEMR	IBF
56	-MEMW	IBF
57	-IOR	IBF
58	-IOW	1BF
59	RESET	IBFS
60	SELTM	OBF2M
61	-MEMCS16	OBFN6M
62	IRQ7	TOBF
63	IRQ5	TOBF
64	AEN	IBF
65	GND	
66	ALE	IBF
67	-LMSEL	IBF
68	A19	IBF
69	A18	IBF .
70	A17	IBF
71	A16	1BF
72	A15	IBF
73	A14	IBF
74	A13	IBF
75	A12	IBF

4.1.4				
NO	SIGNAL	BUF TYPE		
76	A11	IBF		
77	A10	IBF		
78	A9	IBF		
79	A8	IBF		
80	A7	IBF		
81	A6	IBF		
82	A5	IBF		
83	A4	IBF		
84	A3	IBF		
85	A2	IBF		
86	A1	IBF		
87	XA0	IBF		
88	IOCHRDY	OBF		
89	VCC			
90	GND			
91	VIFCNT	IBF		
92	-HDCS0	OBF		
93	-HDCS1	OBF		
94	-ENCRT	OBF2M		
95	-FDSEL	OBF2M		
96	-SELMD	IBF		
97	-SELEX10	IBF		
98	-READY	IBF		
99	-MEN16	IBF		
100	VGAAEN	OBF2M		

· . · .

IBF : TTL level input buffer

IBFS : TTL level schmidt trigger input buffer

: TTL schmidt trigger input buffer with a pullup resistor IBFSU

Output buffer IOL=4mA OBF · ŝ

OBF2M Output buffer IOL=2mA 1

OBFN6M : Nch open drain output buffer IOL=6mA


: TTL level input/output buffer IOBF

TOBF : Tri-state output buffer



9-10. µPD4714GT (RS-232C DRIVER)

Block diagram/pin configuration (top view)





Standby line is internally pulled down. Voltage withstand of C1~C4 must be above 16V.

Truth table

STBY	DCON	D _{1N}	DOUT	Note
н	X	Х	Z	Standby mode
L	L	X	L	MARK level output
Ľ	Н	H	L	MARK level output
L	Н	L	н	SPACE level output

STBY	RIN	Rout
Н	Х	Z
	_н	L
L	L	н

H: High level L: Low level Z: High impedance X: H or L



9-11. Sharp original port map (SOP)

.....

9-11-1. Access method

- ① Write the pointer address in the I/O address 7CH.
- ② Read or write the data in the I/O address 7DH.

9-11-2. Register groups

Pointer	Register name		
01	FD, etc. control	SI (R/W)	GA (W/O)
02	Device control	SI (W/O)	GA (R/W)
03	Modem control	SI (R/W)	
04	EMS control	SI (R/W)	
05	PSRAM control	SI (R/W)	1
06	Power supply control	SI (R/W)	
07	Auto standby control	SI (R/W)	
08	Power supply status	SI (R/O)	
09	Power save timer	SI (R/W)	
0A	Auto resume timer	SI (R/W)	
0B	Resume enable	SI (R/W)	
00	RSTCPU cause register	SI (R/O)	-
0D	Expansion unit	SI (R/O)	
0E	VGA control	SI (R/W)	GA (W/O)
0F	NMI cause register	SI (R/O)	T
10	Reserved		
11	Reserved	Γ	
12	ROM support control		GA (R/W)
13			
، 1F	Reserved		

9-11-3. Explanation of registers

Pointer 01 FD, etc. control

SI (R/W) GA (W/O)

	BIT	7	6	5	4	3	2	1	0	
		*								Not used
			*							DISPLAY MODE (-ENCRT)
				*						KEY ASSIGN
					*					SIO SELECT
ļ						*				SIO ASSIGN
							*	*	*	FDD ASSIGN
	DISP	LA	٢M	ODI	Ε	0:	LC	D N	IOC	DE 1: CRT MODE
ļ	KEY.	485	Sigi	N		0:	INT	ER	NA	L KEY ENABLE
						1:	INT	ER	NA	L KEY DISABLE
	SIO S	BEL	EC	Т		0:	PO	RT	1	1: PORT 2
ļ	SIO A	SS	IGN	1		0:	ΕN	ABI	E	1: DISABLE
İ	FDD /	ASS	SIG	N						
		D	T		\top			INIT	ED	

BIT	INT-	FDD	EXT-	FDD
210	0	1	0	1
000	0	1	2	3
001	2	1	0	3
010	0	3	1	2
011	1	3	0	2
100	2	3	0	1
101	0	2	1	3
110	2	3	0	1
111	0	2	1	3

SIO SELECT affects the pointer 02 setting.

Pointer 02	Device control	(<u>Ŗ</u> /M
BIT 7 6	5 4 3 2 1 0	
* *	TEL 20 (1927) 22 (1) HD EN (00 (15 (1700)) 20 (1 HD SEL	
	* SIO EN	
	* PRT SEL * IMS EN (Inport Mouse)	
7	IMS EN (INPORTINGISE)	_
HD EN	0: INTERNAL HD ENABLE 1: INTERNAL HD DISABLE	
HD SEL	0: PRIMARY 1: SECONDARY	
SIO EN	0: INTERNAL SIO ENABLE	
	1: INTERNAL SIO DISABLE	
SIO SEL	0: PRIMARY	
	1: SECONDARY	
PRTEN	0: INTERNAL PRT ENABLE 1: INTERNAL PRT DISABLE	
PRT SEL	0: PRIMARY 1: SECONARY	
IMS EN	0: INTERNAL IMS ENABLE (Not used) 1: INTERNAL IMS DISABLE	
IMS SEL	0: PRIMARY 1: SECONDARY (Not used)	
IMS=INPOR	TMOUSE	
Pointer 03	Modem control Si	(R/W
BIT 7 6	5 4 3 2 1 0	
	* Not used	
	* MODEM_EN	
	* * * Not used	
MODEM EN	0: INTERNAL MODEM ENABLE 1: INTERNAL MODEM DISABLE	
OUTSEL	0: MORST signal is issued 1: 202H decode signal output	
Model port s	election is set opposite to the internal SIO port sett	ng.
Pointer 04	EMS control Si	(R/W
BIT 7 6	5 4 3 2 1 0	·
*	Not used	•
*	* SW6, 5	
	* * JP3, 2	
		(02
SW6,5	Extended memory area setting	
SW2,1,0	EMS control register I/O address setting	
JP3,2	Pointer 05 JP1, 0 expansion	
Pointer 05	PSRAM control SI	(R/W
BIT 7 6	5 4 3 2 1 0	
	MAP1, 0	
	* PVTMEM	
	* * JP1,0	
	* PCS3EN	
	* INTVL	
	* Not used	
MAP2,1	Private memory bank selection	
PVTMEM	1: Private memory access enable (E0000H~EFFF 0: Disable	FH)



SI (R/W)

100	3EN								acity setting a private memory are	a		Poin			-	-		-	_
INTL	V								/e access enable			BIT	7	6	5	4	3	2	+
.	. г				abl														
Point		06				1	· ·	ontro	ol 	SI (R/	W)								
BIT	7	6	5	4	3	2		0	Not used				<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u> </u>	1
ļ				*			ļ	ļ	VMDM CNT			MRI		:En mo	abi bde		lo re	eiur	n
					*				VBL CNT			CI	1:	: En	abl	ed t	o re	etur	'n
						*	*	ļ	VCC CNT VLCD CNT		·				2C.				
							 ^	*	VIF CNT			RE		Re	_				
	MCI	NT		0: (Dff	4	:0	n M	odem power supply			Poin	· · ·		-		-		11 -
VBLC	CNT			0: (Off				acklight power supply			BIT	7	6 *	5	4 *	3	2	┦
vcci	NT			0: (Эff	1	:0	n Sy	stem power supply				^	^	*		*		
VLCE	DON	IΤ		0: 0	Off	1	: 0	n LC	CD power supply				1				1	*	
VIFC	NT			0: 0	D₩	1	: 0	n Pr	inter/RS232C driver	oower supply									
									eds to be in the LCD		he					L			1
									bled with the pointer (MRI Cl		Re					
Point	er [to s	tan	dby 		ntro	 	SI (RA	₩)	B		Re: Re:					
BIT	7	6 *	5	4 *	3	2	1	0	Not used		_	Point							
	*	*	*	*	*	*			VCC STB			ВІТ		6	5	4	3	2	T
							*		VLCD SAVE			*	*	*	*	* *	*	2	
		_				_		*	VIF SAVE										ļ
VLCE						-			ve disabled (with time			Point					חם ו ont		"
VIFS/ Pointe	AVE		(): A	luto	dri	ver	pov	ver save disabled	r) 1: Enable 1: Enable SI (R/0	d	Point BIT	ər [0 <u>E</u>	VC 5	àA c 4			Ţ
VIFS	AVE er [(08 6	(Pov 5): A	luto	dri	ver	pov atus	ver save disabled	1: Enabled	d		er	OE	VC	àA c	ont	rol	T
VIFS/ Pointe	AVE er [(08	(Pov 5 *	0:A ver	luto sup	dri oply	ver / sta	pov atus 0	ver save disabled	1: Enabled	d		ər [0 <u>E</u>	VC 5	àA c 4	ont 3	rol	
VIFS/ Pointe	AVE er [(08 6	(Pov 5 *	0: A ver 4	luto sup	dri oply	ver / sta	pov atus	ver save disabled	1: Enabled	d		ər [0 <u>E</u>	VC 5	àA c 4	ont 3	rol 2	
VIFS/ Pointe	AVE er [(08 6	(Pov 5 *	0: A ver 4	su 3	dri oply	ver / sta 1	pov atus 0	ver save disabled Not used VMDM STS VBL STS VCC STS	1: Enabled	d	BIT	er 7 *	0E *	5 *	A c	3 *	rol 2 *	
VIFS/ Pointe	AVE er [(08 6	(Pov 5 *	0: A ver 4	su 3	dri oply 2	ver / sta	pov atus	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS	1: Enabled	d		er 7 *	0E *	VC 5 *	àA c 4	3 *	rol 2	
VIFS/ Pointo BIT	AVE er (7 *	08 6 *	900 5 *	0: A wer 4 *	sur 3	dri oply 2 *	ver / sta 1	pov atus 0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS	1: Enabled	d	BIT	er 7 *	0E *	VC 5 *	A c	x x	x Nor Rel	T I I I I I I
VIFS/ Pointe BIT	AVE er (7 *	08 6 *	(Pov 5 *	0: A wer 4 *	3 *	dri opły 2 *	ver / sta 1 *	pov atus 0 *	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VLCD STS VIF STS n state	1: Enabled	d	BIT	er 7 *	0E *	VC 5 *	A c	x x	rol 2 * Noi Rel	ri I
VIFS/ Pointo BIT	AVE er (* *	08 6 *	(Pov 5 *): A wer 4 * *	sur 3	a dri oply 2 *	ver / sta 1 *	pov atus 0 * 1: 0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS	1: Enabled	d	BIT	er 7 *	0E *	VC 5 *	6A c	*	x Nor Rel The For Re	T I I I I I I I I I I I I I I I I I I I
VIFS/ Pointe BIT /MDN /BLS	AVE er (7 * *	6 *	(Pov 5 *): A wer 4 *	x 3 *	 dri oply 2 2 * tate tate 	ver / sta 1 *	pov atus 0 * 1: 0 1: 0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VLCD STS VIF STS n state n state	1: Enabled	d	BIT	er [7 *	0E *	VC 5 *	A c 4 * 0 1	*	x Nor Rel The Pov VR	
VIFS/ Point BIT /MDN /BLS /CCS	AVE er (7 * MST STS STS	6 *	(Pov 5 *	2): A wer 4 * *	x 3 x X X X X X X X X X X X X X X X X X	a dri opply 2 * state state state	ver 1 *	pov atus 0 * 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF <u>STS</u> n state n state n state	1: Enabled	d	PWR	er [7 *	0E *	VC 5 *	GA c 4 * 1 0 0 1 0 0 1 0 0 1	x	Nor Rel Tho for VR	
VIFS/ Point BIT //MDM /BLS //CCS //LCD //IFST Even	AVE er (7 * * MST STS STS STS STS I tho	08 6 *	(Pov 5 * (((((((((((((((())))))))	0: A wer 4 *): C): C): C): C): C): C): C	x x X X X X X X X X X X X X X	*	ver 1 *	pov atus 0 * 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VLCD STS VIF STS n state n state n state n state	1: Enabled SI (R/		PWR VGA		0E 6 *	VC 5 *	A c 4 * (0 0 1 0: V 1: [0: N	x x 0 1 /GA Disa	Nor Rel Tho for VR ble nal	
VIFS/ Pointu BIT //MDN /BLS /CCS //LCD //IFST Even sy the	AVE er (7 * MST STS STS STS STS STS STS STS	6 * S	(Pov 5 * ((((((((((((((((((0: A wer 4 * 0: C 0: C 0: C 0: C 0: C 0: C	Xuto Sur 3 X X X X S X S X S X S X S X S X S X S	*	ver 1 * *	pov atus 0 * 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state n state	1: Enabled SI (R/d		PWR		0E 6 *	VC 5 *	A c 4 * (0 0 1 0: V 1: [0: N	x x 0 1 0 VGA	Nor Rel Tho for VR ble nal	
VIFS/ Pointo BIT //MDN /BLS /CCS /LCD Even py the Pointo	AVE er [[7] * MST STS STS STS STS STS I tho autor	6 * 6 5 ougl so s	(Pow 5 * ((((((((((((((((((0: A wer 4 * 0: C 0: C 0: C 0: C 0: C 0: C	Xuto Sup 3 X X X X X S X S X S X S X S X S X S X	*	ver / sta 1 *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state n state	1: Enabled SI (R/		PWR VGA	Pr 7 7 * DW	0E 6 * N2,	VC 5 *	A c 4 * 0 0 1 0 1 1 0 N 1 1 C N C N	x x x 0 1 0 /GA Disa Jornauso 3	Noi Rel for Rev VR ble nal e re 2	
VIFS/ Pointu BIT //MDN /BLS /CCS //LCD //IFST Even sy the	AVE er (7 * MST STS STS STS TS tho e auto 2 7	08 6 * S S oughto s 6	(Pov 5 * ((((((((((((((((((0: A wer 4 * (): C): C	Xuto Sur 3 X X X X S X S X S X S X S X S X S X S	*	ver 1 * *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF <u>STS</u> n state n state n state n state n state n state n state n state	1: Enabled SI (R/d		PWR VGA SIO_I Pointe	Pr [7 * *	0E 6 * N2,	VC 5 *	A c 4 * 1 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	x x x 0 1 0 /GA Disa Jornauso 3	Nor Nor Rel for Nor Rel The for Nor Nor Nor Nor Nor Nor Nor Nor Nor N	
VIFS/ Pointo BIT //MDN /BLS /CCS /LCD Even py the Pointo	AVE er (7 * MST STS STS STS STS (1 tho e auto 2	6 * 6 5 ougl so s	(Pov 5 * ((((((((((((((((((0: A ver 4 	x x x x x x x x x x x x x x	 dri oply 2 2 * tate tat	ver / sta 1 *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state n state	1: Enabled SI (R/d		VGA VGA SIO_I Pointe	=r [7 * > > > > > > > > > > > > > > > > > >	0E 6 *	VC 5 * 1	A c 4 * 0 0 1 0 1 1 0 1 1 0 1 1 2 4 *	x x 0 1 y GA Disa 3 x	Noi Rel The for Por VR ble nal e re 2 *	
VIFS/ Pointo BIT //MDN /BLS /CCS /LCD Even py the Pointo	AVE er (7 * MST STS STS STS TS tho e auto 2 7	08 6 * S S S S	(Pov 5 * ((((((((((((((((((0: A ver 4 	x x x x x x x x x x x x x x	*	ver / sta 1 *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS In state In sta	1: Enabled SI (R/d		PWR VGA SIO_I Pointe	=r [7 * > > > > > > > > > > > > > > > > > >	0E 6 *	VC 5 * 1 0:	A c 4 * 0 0 0 1 0 1 1 0 1 1 C N 1 C N Res	x x x 0 1 0 /GA Disa Jornauso 3	Nor Nor For Nor For Nor Nor For Nor Nor For Nor Nor Nor Nor Nor Nor Nor Nor Nor N	
VIFS/ Pointo BIT //MDN /BLS /CCS /LCD Even py the Pointo	AVE er (7 * WIST STS STS STS STS I tho e aut 7 7 *	08 6 * S S S S	(Pov 5 * (((((((((((((0: A wer 4 	x Support x Support x Support Sup	x tate tate tate tate by ve ti 2 x 2 x z z x z z z z z z z z z z z z z	ver / sta 1 * * * * * * * * * *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state wer supply control, of Not used PST3~0 0=0 min.~1 m min.~16 min.	1: Enabled SI (R/d f is establishe SI (R/V min. F=15 ween 0 and 1	d O) 	VGA VGA SIO_I Pointe		0E 6 *	VC 5 * 1 0: 1:	A c 4 * 0 0 0 0 1 0 1 0 1 0 1 0 1 0 N N 1 0 N 1 0 N 1 0 N 1 0 N N 1 0 N N N N N N N N N N N N N	x x 0 /GA Disa Jorn auso 3 x sum	Nor Rel Tho for Re VR ble nat e re e re	
VIFS/ Pointo BIT /MDN /BLS /CCS /LCD /LCD /LCD Pointo BIT BIT	AVE er $\left[\begin{array}{c} 7\\ 7\\ \end{array} \right]$ WIST STS STS STS STS tho e auto auto $7\\ \end{array}$	6 * S S S S S S S S S S S S S S S S S S	(Pov 5 * (((((((((((((0: A wer 4 4 * 0: C	x x x x x x x x x x x x x x	x x x x x x x x x x x x x x	ver vsta 1 * * * * * * *	pov atus 0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VLCD STS VIF STS n state n state n state n state n state wer supply control, of Not used PST3~0 0=0 min.~1 min.~1 min.~16 min.	1: Enabled SI (R/C f is establishe SI (R/V min. F=15 ween 0 and 1	d D) d d V) 5	VGA VGA SIO_I Pointe BIT	=r [7 *] 7 *] 500 = N = N = N = N = N = N = N = N = N = N	0E 6 * N2,	VC 5 * 1 0: 1: ear	A c 4 * 0 0 1 0 1 1 0 N 1 1 0 N 1 1 0 N 1 0 N 1 1 0 N 1 1 0 N 1 1 0 N 1 1 1 1 1 1 1 1 1 1 1 1 1	x x x C C C C C C C C C C C C C	Non Rel Tho for Rev VR ble a re e re e re e re	
VIFS/ Pointo BIT //MDM /BLS //CCS //LCD //FST Even by the Pointo Pointo Pointo	AVE er (7 * WIST STS STS STS STS TS + tho auto 7 * *	08 6 * S oughto s 99 6 *	(Pov 5 * (((((((((((((0: A wer 4 4 4 4 4 * 0: C 0: C </td <td>x Diff s Diff /td> <td>* dri oply 2 * tate tate tate tate tate by ve ti 2 *</td> <td>ver vsta 1 * * * * * * * * * *</td> <td>pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0</td> <td>ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state wer supply control, of Not used PST3~0 0=0 min.~1 m min.~16 min.</td> <td>1: Enabled SI (R/d f is establishe SI (R/V min. F=15 ween 0 and 1</td> <td>d D) d d V) 5</td> <td>PWR PWR SIO_I Pointe RSMI Pointe</td> <td>EN COU</td> <td>0E 6 * N2, DF 6 *</td> <td>VC 5 * 1 NM 5 * 0: 1: ear RC 5</td> <td>A c 4 * 0 0 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N</td> <td>x and the second</td> <td>Non Rel Tho for Rev VR ble a re e re e re e re</td> <td></td>	x Diff s Diff	* dri oply 2 * tate tate tate tate tate by ve ti 2 *	ver vsta 1 * * * * * * * * * *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state wer supply control, of Not used PST3~0 0=0 min.~1 m min.~16 min.	1: Enabled SI (R/d f is establishe SI (R/V min. F=15 ween 0 and 1	d D) d d V) 5	PWR PWR SIO_I Pointe RSMI Pointe	EN COU	0E 6 * N2, DF 6 *	VC 5 * 1 NM 5 * 0: 1: ear RC 5	A c 4 * 0 0 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N 1 C N	x and the second	Non Rel Tho for Rev VR ble a re e re e re e re	
VIFS/ Pointo BIT /MDN /BLS /CCS /LCD /LCD /LCD Pointo BIT BIT	AVE er (7 * WIST STS STS STS STS * + thoo = auto 7 * *	6 * S S S S S S S S S S S S S S S S S S	(Pov 5 * (((((((((((((0: A wer 4 4 4 4 4 * 0: C 0: C </td <td>x Diff s Diff /td> <td>x x x x x x x x x x x x x x</td> <td>ver vsta 1 * * * * * * *</td> <td>pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0</td> <td>ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state wer supply control, of Not used PST3~0 0=0 min.~1 m min.~16 min.</td> <td>1: Enabled SI (R/C f is establishe SI (R/V min. F=15 ween 0 and 1</td> <td>d D) d d V) 5</td> <td>VGA VGA SIO_I Pointe Pointe Pointe</td> <td>EN COU</td> <td>0E 6 * N2, DF 6 *</td> <td>VC 5 * 1 NN 5 * 0: 1: ear RC</td> <td>A c 4 * 0 0 0 1 0 1 0 0 1 1 C 0 1 C 0 1 C 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>x x 0 1 x x 0 1 x x 0 1 x x 0 1 x x 0 1 x x x 0 1 x x x x</td> <td>Noile re Noile /td> <td></td>	x Diff s Diff	x x x x x x x x x x x x x x	ver vsta 1 * * * * * * *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS n state n state n state n state n state wer supply control, of Not used PST3~0 0=0 min.~1 m min.~16 min.	1: Enabled SI (R/C f is establishe SI (R/V min. F=15 ween 0 and 1	d D) d d V) 5	VGA VGA SIO_I Pointe Pointe Pointe	EN COU	0E 6 * N2, DF 6 *	VC 5 * 1 NN 5 * 0: 1: ear RC	A c 4 * 0 0 0 1 0 1 0 0 1 1 C 0 1 C 0 1 C 0 0 0 0 0 0 0 0 0 0 0 0 0	x x 0 1 x x 0 1 x x 0 1 x x 0 1 x x 0 1 x x x 0 1 x x x x	Noile re Noile	
VIFS/ Pointo BIT //MDM /BLS //CCS //LCD //FST Even by the Pointo Pointo Pointo	AVE er $\left[\begin{array}{c} 7\\7\\ \end{array} \right]$ WIST STS STS STS TS tho eau $7\\7\\ \end{array}$	08 6 * 5 5 5 10 5 6 10 5 6 10 6 *	(Pov 5 * (((((((((((((D: A wer 4 	x Diff s Diff	<pre>* dri oply 2 * * tate tate tate tate tate tate tate</pre>	ver v sta 1 * * * * * * * * * * *	pov atus 0 * 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0 1:0	ver save disabled Not used VMDM STS VBL STS VCC STS VLCD STS VIF STS In state In state	1: Enabled SI (R/C f is establishe SI (R/V min. F=15 ween 0 and 1	d D) d d V) 5	VGA VGA SIO_I Pointe Pointe Pointe	EN 000000000000000000000000000000000000	0E 6 * N2, DF 6 *	VC 5 * 1 1 NM 5 * 0: 1: ear RC 5 *	A c 4 * 0 0 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	x x 0 1 x x 0 1 x x 0 1 x x 0 1 x x 0 1 x x x 0 1 x x x x	Normal And And And And And And And And And And	

BIT	7	6	5	4	. 3	2	1	0	
	*	*	*	*	: *				Not used
						*	1		MRI
	I						*	*	RE
MRI	1		ab ode		to n	etur	n fr		resume by the RI signal from the
CI	1:		nabi 92C		to r	etur	n fr	om	resume by the CI signal from the
RE					ena				
Pointe		<u> </u>				-		-	gister SI (R/O
BIT	7 *	6 *	5	4	+	2	1		Not used
					*				MRI
1		ĺ	ĺ		Ĺ	*	ĺ	ĺ	СІ
							*		R
		<u> </u>		<u> </u>	<u> </u>		<u> </u>	*	Not_used
MRI							3Y)		
CI							by C		
R							-	ie re	esume switch
Pointe	il T	<u>OD</u>	LE.	xpa	nsio	on u	Init	r	SI (R/O
	7	6	5	4	3	2	1	0	
*	*	*	*	*	*	*		*	Not used
EXU					<u> </u>		 		
EVU							xist loes		t exist
Pointe	r [ΟĔ	vo	GA	con	trol			SI (R/W)
	7	6	5	4	3	2	1	0	······································
	*	*	*	*	ľ	-		-	Not used
1					*				PWRDWN2
				}		*			PWRDWN1
							*	*	VGA EN SIO_POL
	107	N10		0	<u>. </u>	No.		_	eration
- VV NL	, 4.4	INZ,	. 1	0	1			тор пос	
									ower turns down, R/W is enabled
				1	Ð			AM moo	and REG.
				•	Ŷ				ns down and R/W is not enabled for
						VR	AM	and	d REG. Needs refresh timer to set.
VGAE	N				VG/ Disa		abl	Э	
210 0					Nori			1. 0	
SIO_P	-		N1N						32C input/output polarity inverted
Pointe	<u> </u>	. 1					-		SI (R/O)
	7 *	6	5 *	4	3 *	2	1 *	-0	Not used
ľ	^		÷	Ť.	^	Ť	Â	*	RSNNMI
RSMN	Mi		0.	Be	sum	ne re	ean	est :	NMI does not occur
									NMI occurred.
Pointe	r 01	вС	lea	red	by .	sett	ing	the	bit 0 of RE sets to 0.
Pointer	r [·	12	RC	M	port	col	ntro	l	GA (R/W)
BIT	7	6	5	4	3	2	1	0	
	*	*	*	*	=	-	_	=	Not used
					*	*	*	*	IOA3~0
OA3~(0		Sp	eci	fies	the	e pa	ert c	of "X" of the I/O address 1X8~BH
			th	at s	et t	by tl	ne c	lip :	switch for the UE-1R06/06 (AX dic-
			tio	nar	y H(лМ	008	ard).	

5 4 3 2 1 0 * * *

PC-6220

Chapter 10. CRT i/F unit (CE-621A)

10-1. Am81EC176 VGA Enhanced CMOS Color Palette

10-1-1. DISTINCTIVE CHARACTERISTICS

- VGA hardware and software compatible with Low-Power "Sleep" Mode
- Full static operation during SLEEP mode no pixel clock needed
- Compatible with the Am81C176 and in most IMSG171/176/ 176L
- Clock rates up to 80 MHz
- Available in 32-pin PLCC package
- 256 x 18 Color Lock-Up Table (LUT)
- Triple 6-bit DACs
- RS-170A compatible RGB outputs
- External current reference
- Asynchronous CPU interface
- Single monolithic, high-performance CMOS
- Single +5V power supply

10-1-2. GENERAL DESCRIPTION

The Am81EC176 has been designed specifically for Laptop Personal Computer manufacturers offering VGA compatibility and the option of driving an external RGB monitor. This part is hardware and software compatible with the Am81C176. The Am81EC176 operates at speeds up to 80 MHz and can support monitors with resolutions up to 1024 x 768.

The low-power option is enabled by pulling the SLEEP pin high. Enabling the SLEEP feature reduced power consumption of the Am81C176 by about 98.

In the SLEEP mode, the LUT RAM and states of all internal registers are maintained and can be read from and written to as in the normal mode.


An internal pull-down resistor has been provided at the SLEEP pin to maintain full compatibility with the Am81C176. The Am81EC176 defaults to normal operation when the SLEEP pin is left open (N/C).

The Am81EC176 has a 256 x 18 Look-Up Table and triple 6-bit DACs. It can simultaneously display 256 colors out of an available set of 256K colors.


A proprietary technique allows read and write operations to the Color look-up table during active video without the "snow effect" (white noise) appearing on the display.

The Am81EC176 generates RS-170A compatible outputs into doubly-terminated 75Ω loads, without external buffers.


The Am81EC176 is fabricated using AMD's state-of-the-art 1.2µ CMOS process. The device is available in a 32-lead PLCC package.



10-1-4. CONNECTION DIAGRAMS



10-1-5. LOGIC SYMBOL



-86-



10-2. PIN DESCRIPTION

10-2-1. Timing Section

CLK

Clock Source Pin (TTL Compatible Input)

This input is the pixel clock of the video system and is to be driven by a dedicated TTL buffer. The rising edge of CLK latches the \overrightarrow{BLANK} and $PIX_0 - PIX_7$ inputs and also controls the flow of these signals through the pipeline stages of the Color Palette and DACs to the R, G, and B outputs.

BLANK

Blank (TTL Compatible Input)

The BLANK input, when active, overrides the color pixel data to force the R, G, and B outputs to their blank levels. This blank level is required during the monitor's vertical and horizontal retrace times. It is latched on the rising edge of CLK. typically, blank time is used to update the Look-Up Table through $D_0 - D_7$.

Bit Map Interface Section

 $PIX_0 - PIX_7$

Color Pixel Data Addresses (TTL Compatible Inputs)

These 8 inputs select which of the 256 entries in the Color Look-Up Table is to be used to provide pixel color information. These inputs run at the pixel rate of the system and are latched on the rising edge of CLK. PIX_0 is the least significant bit.

10-2-2. CPU Interface Section

$D_0 - D_7$

Data and Address Bus (TTL Compatible Bi-Directional)

These 8 pins are used by the host microprocessor to write to (with \overline{WR} low) and read from (with \overline{RD} low) the internal registers (Pixel Mask Register, Pixel Address Register, and Color Data Register). D₀ is the least significant bit.

During write cycles, the rising edge of \overline{WR} latches data from the $D_0 - D_7$ inputs into the register selected by the $RS_0 - RS_1$ inputs. During read cycles, \overline{RD} drives the $D_0 - D_7$ lines from the register selected by $RS_0 - RS_1$. The end of a read cycle is determined by the rising edge of \overline{RD} .

When both \overline{WR} and \overline{RD} are a logical one, the D_0 ~ D_7 pins go into three-state.

WR

Write Control Input (TTL Compatible Input)

 \overline{WR} is the control signal used for writing data into internal registers. \overline{WR} must be a logical zero to write data to the internal registers. During Write operations, RS₀ – RS₁ are latched on the falling edge of \overline{WR} and D₀ – D₇ are latched on the rising edge of \overline{WR} . When active, information on the external data bus is available to the D₀ – D₇ inputs.

RD

Read Control input (TTL Compatible Input)

<u>RD</u> must be a logical zero to read data from the internal registers. During Read operations, $RS_0 \sim RS_1$ are latched on the falling edge of RD. When active, information on the internal data bus is available to the $D_0 \sim D_7$ pins.

$RS_0 - RS_1$

Register Select inputs (TTL Compatible Inputs)

 RS_0-RS_1 allow the CPU to select any of the internal registers. These inputs determine the type of read or write operation being performed. See Table 1.

SLEEP

Sleep Mode Input (TTL Compatible Input)

SLEEP is the control signal used to initiate the power down "Sleep" mode. SLEEP must be a logical one to initiate the Sleep mode, an internal pull-down resistor has been provided at the SLEEP pin to maintain full compatibility with the Am81C176. The Am81EC176 defaults to normal operation when the SLEEP pin is left open (N/C). The SLEEP pin will typically draw 20µA when a logical one is applied.

10-2-3. Analog Output Section

R

Red Video Output (Analog Output)

Analog output of the red DAC. This output is capable of driving an RS-170A compatible doubly-terminated 75Ω cable.

G

Green Video Output (Analog Output)

Analog output of the green DAC. This output is capable of driving an RS-170A compatible doubly-terminated 75Ω cable.

В

Blue Video Output (Analog Output)

Analog output of the blue DAC. This output is capable of driving an RS-170A compatible doubly-terminated 75Ω cable.

REF

Current Reference (Analog Input)

 I_{REF} is the reference current input. through this pin the user provides the reference current for the DAC which, in turn, control the full-scale output currents.

 $I_{REF} = \frac{1V_{WHITE}}{2.1 R_{LOAD} (=37.5\Omega)}$

10-2-4. Power Supply Section

Vcc

+5 Volt analog Power Supply

GND

Ground

10-3. FUNCTIONAL DESCRIPTION

The Am81EC176 CMOS color palette integrates all major functions required in the video section of a graphics system and supports pixel rates sufficient to drive monitors with resolutions up to 1024 x 768.

A programmable 256 x 18 Color Look-Up Table (LUT) maps pixel data from a bit-map memory into physical color, and three 6-bit Digital-to-Analog-Converters (DACs) convert the outputs of the LUT into RS170A compatible RGB analog format. Up to 8-bits per pixel are supported for a maximum of 256 simultaneous colors out of 256K color combinations available.



10-3-1. CPU Interface

The Am81EC176 is designed to support a standard CPU bus interface with direct access to 256 Color Look-Up Table RAM locations and two control registers. The CPU interface is completely asynchronous with respect to pixel clock. However, data transfers between the LUT RAM and Red Register, Green Register, and Blue Register (see block diagram) are internally synchronized to pixel clock. Double sampling techniques have been utilized in order to minimize metastability problems occurring when synchronizing an asynchronous event (such as RD or WR) with a free running clock (such as CLK).

The Read and Write access to the LUT take one and two pixel clock cycles, respectively.

The nature of the CPU access is determined by the Register Select (RS1, RS₀) inputs RS₁ and RS₀ select among Address Register (LUT write), Address Register (LUT read), Color Data Register and Pixel Mask Register, as shown in Table 10-1.

Table 10-1. RS6, RS1 Decoding 101 (1997)

RS₁	RS ₀	Access Type
0	0	Address Reg, (LUT write)
0	1	Color Data Register
1	0	Pixel Mask Register
1		Address Reg. (LUT read)

A typical color data write cycle is initiated by setting the 8-bit Address Register (LUT write) with the address of the LUT RAM into which data is to be written. Next the CPU performs three write cycles to the Color Data Register: one for red, one for green, one for blue intensity. At the end of the blue cycle the data is concatenated into an 18-bit word and written to the LUT RAM location pointed to by the Address Register. the Address Register is then auto-incremented to point to the next location in LUT RAM. This process may be repeated again as required. If the user needs to be written to only at the beginning of the sequence. See Table 10-2.

A typical *color data read cycle* is initiated by setting the 8-bit Address Register (LUT read) with the address of the LUT RAM to be read. At this point, 18 bits of color data are transferred from the LUT RAM to the Red, Green and Blue portions of the Color Data Register, and the Address Register is again auto-incremented. This process may be repeated as required. If the user needs to access consecutive LUT locations the Address Register needs to be written to only at the beginning of the sequence. See table 2.

The 6-bit color data occupy the six least significant positions in the data bus. Bits D_6 and D_7 are ignored during write cycles and are set to 0 during read cycles. Bit D_0 is the least significant bit.

Table 10-2. Read/Write Access to the Am81EC176

RD	WR	RS ₁	RS ₀	ARb	ARa	Function
1	0	0	0	X	X	Write Address Register (LUT Write); AR(7:0) ← D(7:0); ARb, ARa ← 0
1	0	0	1	0	Ö	Write Color Data Reg. (red); RREG(5:0) ← D(5:0); ARb, ARa ← 0.
1	0	0	1	0	1	Write color Data Reg. (green); GREG(5:0) ← D(5:0); ARb, ARa ← 0.
1	0	0	1	1	0	Write Color Data Reg. (blue); BREG(7:0) \leftarrow D(5:0); Arb, ARa \leftarrow 0; Write Color Look-Up-Table; R(5:0) \leftarrow RREG; G(5:0) \leftarrow GREG; B(5:0) \leftarrow BREG; INC. AR(5:0).
1	0	1	1	x	x	Write Address Register (LUT Read); AR(7:0) \leftarrow D(7:0); ARb, ARa \leftarrow 0. Read Color Look-Up Table; RREG(5:0) \leftarrow R(5:0); G(5:0) \leftarrow GREG; B(5:0) \leftarrow BREG; INC. AR(7:0).
0	1	0	1	0	0	Read Color Data Reg (red); D(5:0) ← RREG(5:0); ARb, ARa; D(7:6) ← 0.
0	1	0	1	0	1	Read Color Data Reg (green); D(5:0) ← GREG(5:0); ARb, ARa; D(7:6) ← 0.
0	1	0	1	1	0	Read Color Data Reg (blue); D(5:0) ← BREG(5:0); ARb, ARa; D(7:6) ← 0; GREG; B(5:0) ← G(5:0); INC. AR(7:0).
0	1	0	0	X	X	Read Address Register; D(7:0) ← AR(7:0); ARb, ARa ← 0.
1	0	1	0	x	x	Write Pixel Mask Register; PMREG(7:0) ← D(7:0); ARb, ARa ← 0.
0	1	1	0	x	X	Read Pixel Mask Register; D(7:0) ← PMREG(7:0); ARb, ARa ← 0.

and the second second second second second second second second second second second second second second second

The Am81EC176 uses one 8-bit Address Register to address the LUT RAM. The Address Register resets to 0 after a blue read/write cycle to the LUT RAM address 255. A user transparent modulo-3 counter (ARb, ARa) keeps track of the red, green and blue cycles and auto-increments at the end of each read/write access to the LUT RAM. This counter is reset to zero after a write access to the Address Register, and is Unchanged following a read access to the Address Register. Thus a write to the Address Register will abort any unfinished read or write sequence.

The Am81EC176 uses one 8-bit *Pixel Mask Register* to modify the address of the LUT RAM as provided by $PIX_0 - PIX_7$. The eight bits of this register are ANDed with $PIX_0 - PIX_7$, and the result used as the address to the LUT RAM. This mechanism provides a quick way to after the appearance of one or more colors on the display unit with just one CPU access, without the need for changing the bit-map memory or the LUT contents. The CPU addresses are not affected by this register.

10-3-2. Display Memory Interface

Pixel data $PIX_0 - PIX_7$ are latched on the rising edge of CLK and are used as address to the 256 locations of the LUT RAM. The total pipeline delay from $PIX_0 - PIX_7$ and \overline{BLANK} inputs, to R, G, B outputs is four clock cycles.

10-3-3. Video Generation

During each clock cycles, a 18-bit word from the LUT RAM is presented to three DACs: 6 bits for red, 6 for green and 6 for blue. The three DACs convert the digital color memory output input RGB RS-170A analog format.

The BLANK input is latched on the rising edge of CLK. It is routed to the three DACs after a delay of four clock periods, identical to the delay incurred by the video stream.

BLANK, when active, forces a zero to the input to the DACs, overriding the current LUT output.

The three analog outputs of the Am81EC176 are each capable of driving a doubly terminated 75Ω coaxial cable.

10-3-4. SLEEP Mode Operation

The SLEEP mode operation is initiated by providing a logical one to the SLEEP mode input pin. In the SLEEP mode, the DACs and internal pixel clock are automatically disabled and the LUT RAM is placed in a low-power static state. The LUT RAM and internal registers may be read from and written to as in normal operation. Since the internal pixel clock is disabled, the state of the external pixel clock has no effect on operation and may be held low, high, or left in a metastable state. It is suggested that the external pixel clock be held low or high to reduce system power consumption. If the external pixel clock is left in a metastable state, the input buffer will draw unnecessary current.

The Am81EC176 has been designed with SLEEP control circuitry to reduce current surging when the part is switched between SLEEP and normal modes. The latency period for SLEEP to normal and normal to SLEEP is approximately 20 μ s and 5 μ s respectively.

The return to the normal operation mode, a logical zero should be applied to the SLEEP mode input pin. the Am81EC176 may be powered up in either the SLEEP or normal modes.





Chapter 11. Add-on battery (CE-621EV)

11-1. PRODUCT OUTLINE

Name	PC6220 optional battery pack
Description:	The battery pack available as an option to the PC6220.
	 Because the Note computer uses an 80C286 CPU has a large power consumption, the computer goes out of the power after a short time. If this battery option is added beside the internal battery, the PC6220 operating time may be expanded from normal 1.7 hours to 5 hours. For the battery pack is directly housed in the back of the PC6220, so it can be carried along with the computer. The following introduces the general specifications. Battery: 9.6V, 2.2Ah (Ni-Cd type 1.2V, 2200mAh x 8pcs) Operating time: 3 hours nominal for this pack only. Recharge: Recharged via the AC adaptor as connected to the computer, or directly recharged via the AC adaptor as connected directly to the CE-621EV. Recharge time: About 3.5 hours.

11-2. EXTERNAL BATTERY (Add-on battery pack)

Option

 1) Model
 : CE-621EV Attaches to rear of PC6220.

 2) Type
 : Ni-Cd battery 1.2V x 8pcs.

 3) Capacity
 : 21.1Wh (9.6V 2200mAh)

 4) Battery life
 : 3 hours (only with CE-621EV) 4.7 hours (internal battery + CE-621EV)

 5) size
 : 279(W) x 59(D) x 34.5(H)mm 800g (11.0" x 2.3" x 1.4") (1.9 lbs)

11-3. BATTERY INDICATOR

On the External (Add-on) Battery Pack

1) Green LED is lit: 70% or over (fully charged)

Green LED is off: : 0 - 70%The status of the battery can be checked without connecting to the computer by pressing the push button on the external battery pack.


☆ Care should be exercised that the green LED will be lit by pressing the push switch if the battery pack is charging with AC adaptor or if the battery pack is connected to the computer and operating the computer or charging the battery pack with AC adaptor.

11-4. ADD-ON BATTERY PACK desides and a

The CE-621EV add-on battery pack attaches to the rear of the PC-6220. With this pack attached, it is possible to extend battery operation time to up to 4.7 hours.

In order to save some weight, and still have a longer battery life, it is possible to use the add-on battery pack without the internal battery installed. In this case, 3 hours of battery operation can be achieved.

11-4-1. Installing the Battery Pack




- Bring the bättery pack up to the rear of the computer, and slowly push the two units together. Make sure that the two alignment pins that project from the battery pack are located in their holes on the rear of the PC6220.
- Push together firmly until the connector mates, then use a finger to turn the two lock screws clockwise until tight.
 - NOTE: If the screws are not tightened securely, they might be loosened during operation.

11-4-2. Charging the Battery Pack

The add-on battery pack can be charged either when attached to the computer, or as a separate unit.

11-4-3. Charging as a Separate Unit

To charge as a separate unit, plug the AC adaptor into the jack on the side of the pack as shown in Fig. 11-2.





It takes about 3.5 hours to fully charge the pack. First the LED next to the button goes on and off, It goes on lighting if the pack is approx. 70 percent charged. It takes about another 45 minutes at this state to fully charge the pack.

11-4-4. Charging While Connected to the PC6220

To charge while connected to the computer, plug in the AC adaptor in to the PC6220's power socket. The battery pack is charged in parallel with the computer's internal battery. It takes about 3.5 hours to fully charge the PC6220 with the battery pack attached.

When connected to the main computer, the add-on battery pack is connected in parallel with the internal battery. In this configuration, the computer will automatically draw power from whichever of the two batteries has more charge at a particular time, equalizing the power demands between both batteries.

11-4-5. State of Charge

1) Charge indication

When charging the computer with the add-on battery pack attached, the state of charge of the battery pack is shown by the pack's own LED. The state of charge of the add-on pack can also be checked when the AC adaptor is not connected, provided that a few hours have passed since disconnecting the adaptor. Press and hold down the button next to the pack's LED for at least 3 seconds. The LED shows green if the pack is at least 70 percent charged. If you press the button with the AC adaptor still connected or within a few hours of disconnecting it, the LED may show green independent of the actual state of charge.


2) Low battery indication

The computer's battery indicator displays the low battery indication for the internal battery and the add-on pack in parallel. When the indicator shows red, the combined power of both batteries is low. When the indicator blinks red, the computer is about to shut down.

11-5. ADD-ON BATTERY PACK (CE-621EV)

11-5-1 CHARGE

Charge Time	About 3.5 hours	POWER SW:OFF When connected the PC6220
Charge Current	Тур. 0.6А	POWER SW:OFF When connected the PC6220
-	Typ. 55mA	POWER SW turned ON or after fully recharging



PC-6220

Fig. 11-3

*2; ta+tb \Rightarrow 4 hour

25°C

5°C

 $11.7 \pm 0.1 V$

approx. 12.4V

*3; tc+td \Rightarrow 45 minutes

In case of connecting to the PC6220, the battery is recharged rapidly and the LED goes on and off when POWER SW is turned off, and it is recharged slowly (trickle mode) and the LED goes out when the POWER SW is turned on.

If the voltage of the battery already comes up to 11.7V (at 25°C), the LED has going on when the POWER SW is turned on.

In case of recharging as a separate unit, it is always recharged rapidly and the LED goes on and off.

During recharging rapidly, the LED on the Battery Pack goes on and the 45-minutes timer starts when the voltage of the battery comes up to 11.7V (at 25°C).

When the LED goes on, the battery is approx. 70 percent charged.

And after about 45-minutes, the recharging is finished and the charge mode is charged to the trickle mode.

If the POWER SW is turned on while the 45-minutes timer is working, the operation of the timer is ceased, not reset.

CREATE OF A READERED OF THE STATE OF A


(1) Set and the set of the set

(a) The second s second se

- is a state of a second of the second

(a) Comparison of Wales and Comparison of

Second States and S



 $*1; V_{FL} = 10.2 \pm 0.1 V$

If the voltage of the battery is more than about 10.2V, the LED shows green when the button next to the LED is pressed and held down. In this case, the battery is more than about 70 percent charged.

If pressing the button with an AC Adaptor connected or within a few hours of disconnecting it, the LED may be green. Because the voltage of the battery comes more than 10.2V.

 $Y (x) \in \mathbb{R}^{d}$

11-6. Ni-Cd Battery

---- PG--6220

Electrical characteristics

· · ·	ltem	Test method	Standard
1	Open voltage	Use a DC voltmeter (class 0.5 or higher, internal resistance 1000 Ohm/V or more) to measure the voltage between pins.	Min. 10V (within 14 days from charging)
2	Capacity	After charging for 5 hours with 660mA current and leaving for 1 hour, make continuous discharging with a constant current of 440mA to the end voltage (8V) of discharging.	Discharging time: min. 5 hours
3	High-efficiency discharging performance	After charging for 5 hours with 660mA current and leaving for 1 hour, make continuous discharging with a constant current of 220mA to the end voltage (8V) of discharging.	Discharging time: min. 50 minutes
4	Overcharging performance	Charge a discharged battery for 48 hours with a constant current of 660mA under ambient temperature of 10 ± 2 °C. Leave it for 16 to 24 hours under 20 \pm 5°C. Then perform discharging according to item 2.	Must be free from remarkable deformation and leakage. The standard in item 2 must be met.
5	Capacity storage performance	After charging for 5 hours with 660mA current and leaving for 28 days, make continuous discharging with a constant current of 440mA to the end voltage (8V) of discharging.	Discharging time: min. 3 hours
6	Lifetime	Discharge a charged battery for 2 hours and 20 minutes with 550mA current. Discharge it for 3 hours and 10 minutes with 550mA current. Repeat these charging and discharging. To check the capacity during the test, repeat 50 cycles of charging and discharging, discharge the battery (which finished the former discharging) with a 440mA current to 8V, then charge and discharge according to item 2.	Until the capacity falls to 60 % of the rated capacity, Min. 500 times.
7	Safety valve operation (Destructive test)	Discharge continuously with a 440mA current to the end voltage (8V) of discharging. Then charge it with a constant current of 2200mA.	The safety valve must operate in 5 hours.



CHAPTER 12. 3.5" FDD unit (CE-621F)

12-1. General

This is an external 3.5" floppy disk drive option that connected to the expansion bus connector behind the PC-6220. This floppy disk drive can read/write a 1.44MB and 720KB disks. When the CE-621E expansion box option is connected to the PC-6220, the floppy disk drive can be installed to the CE-621E. For this unit also has the 5.25" FDD (CE-452F)/external keyboard (PS/2 keyboard) interfaces, those devices can connect to CE-621E.

12-2. System configuration




Fig.12-1

12-3. General specifications

FDD	(Internal) 3.5" : 1 FDD	
	 Storage capacity 1.44MB/720KB 	
	 Transfer speed 500K-bit/250K-bit 	
	(External) 5.25" : FDD connectable	
	 Interface 25-pin D-SUB 	
	CE-452F connectable	
External keyboard	PS/2 full keyboard supported	
	 6-pin mini-DIN connector 	
Connection with PC-6220	Directly connected to the system bus with a 120-pin connector	
Power supply	+5V (from the PC-6220)	
Physical dimensions	166mm(W) x 143mm(D)x34.5mm(H) (6.5" x 5.6" x 1.4")	
Weight	630 g (1.4 lbs)	

HOST 🗘

12-4. Block diagram






Fig.12-2 3.5 inch Portable FDD

12-5. Circuit description

It incorporates the 3.5" floppy disk drive and its interface to make expansion of the PC-6220. In the CE-621F is contained the IBM PS/2 full keyboard; 5.25" floppy disk drive interface, and external keyboard interface.

Assignment of the 3.5" and 5.25" FDD can be selected via the Sharp original port (SOP). To make it connected, write the pointer address 01H) in 7CH, then write data in SOP 7DH. 7CH will be cleared to OOH.

(1) I/O address


Address	Read/Write	Function	I/O allocation
7CH	Write	Pointer address setting	01H
7DH	Write	Key allocation setting	Bit5
7DH	Write	FDD allocation setting	Bit2,1,0

bit5	Key selection
0	internal key
1	External key


bit2	bit1	bit0	Internal drive	External drive
0	0	0	Drive0	Drive1
0	0	1	Drive1	Drive0


t han er en mar $(j_1,j_2) \in \mathbb{R}$ Manana ang santa siya sa and the second sec

FDD





1 អូ







9 t.






9 1







- 101



-102



- 103 -



-

13-11 Main PWB connector Table-(1)

CN1 EX-UNIT

CN1 EX-UNIT (CONT)

PIN NO.	SIGNAL	PIN NO.	SIGNAL
1	SD15	61	GND
2	SD14	62	-MASTER
3	SD13	63	VCC
4	SD12	64	DREQ7
5	SD11	65	-DACK7
6	SD10	66	DREQ6
7	SD9	67	-DACK6
8	SD8	68	DREQ5
9	-MEMW	69	-DACK5
10	-MEMR	70	DREQ0
11	A17	71	-DACK0
12	A18	72	IRQ14
13	A19	73	IRQ15
14	A20	74	IRQ12
15	A21	75	IBQ11
16	A22	76	IRQ10
17	A23	77	-IOCS16
18	-SBHE	78	-MEMCS16
19	GND	79	GND
20	SAO	80	GND
21	SA1	81	VCC
22	SA2	82	VCC
23	SA3	83	ALE
24	SA4	84	TC
25	SA5	85	-DACK2
26	SA6	86	IRQ3
27	SA7	87	IRQ4
28	SA8	88	IRQ5
29	SA9	89	IRQ6
30	A10	90	IRQ7

SIGNAL	PIN NO.	CICNIAL
		SIGNAL
A11	91	CLK
A12	92	-REFRESH
A13	93	DREQ1
A14	94	-DACK1
A15	95	DREQ3
A16	96	-DACK3
VCC	97	-10R
VCC	98	-IOW
VCC	99	PWRGOOD
AEN	100	DIR245
IOCHRDY	101	-EN245
XDO	102	GND
XD1	103	-OWS
XD2	104	GND
XD3	105	DREQ2
XD4	106	GND
XD5	107	1RQ9
XD6	108	GND
XD7	109	RESET
-IOCHCK	110	GND
HLDA	111	NC
EALE	112	-SELEXIO
KBCLKO	113	KBCLKI
KBDATAO	114	KBDATAI
NC	115	NC
NC	116	NC
NC	117	NC
NC	118	NC
-INTKEY	119	NC
-EXUNIT	120	AT/-XT (NC)
	A12 A13 A14 A15 A16 VCC VCC VCC AEN IOCHRDY XD0 XD1 XD2 XD3 XD4 XD3 XD4 XD5 XD6 XD7 -IOCHCK HLDA EALE KBCLK0 KBDATA0 NC NC NC NC	A12 92 A13 93 A14 94 A15 95 A16 96 VCC 97 VCC 98 VCC 99 AEN 100 IDCHRDY 101 XD0 102 XD1 103 XD2 104 XD3 105 XD4 106 XD5 107 XD6 108 XD7 109 -IOCHCK 110 HLDA 111 EALE 112 KBCLK0 113 KBDATA0 114 NC 115 NC 116 NC 117 NC 118 -INTKEY 119

CN3A HDD CONNECTOR

PIN NO.	SIGNAL	PIN NO.	SIGNAL
1	-RESET	2	GND
3	XD7	4	D8
5	XD6	6	D9
7	XD5	8	D10
9	XD4	10	D11
11	XD3	12	D12
13	XD2	14	D13
15	XD1	16	D14
17	XD0	18	D15
19	GND	20	NC
21	NC	22	GND

CN3B HDD CONNECTOR

PIN NO.	SIGNAL	PIN NO.	SIGNAL
1	-IOW	2	GND
з	-10R	4	GND
5	NC	6	NC
7	NC	8	GND
9	IRQ14	10	-IOCS16
11	SA1	12	NC
13	SA0	14	SA2
15	-HDCS0	16	-HDCS1
17	-HDACT	18	GND
19	VCC	20	VCC
21	GND	22	VCC

PC-6220

13-12. Main PWB connector Table-(2)

CN2 MODEM & CRT

CN4 P/S POWER

CN6 EX-RAM A

PIN NO.

2

SIGNAL

CN7 EX-RAM B

PIN NO.	SIGNAL	PIN NO.	SIGNAL
1	VCC	35	GND
2	GND	36	VCC
Э	-5V	37	-SELMD
4	SA0	38	SA1
5	SA2	39	SA3
6	SA4	40	SA5
7	SA6	41	SA7
8	SA8	42	SA9
9	RESET	43	-MORST
10	MSPK	44	INTMDM
11	-CSMDM	45	-IOR
12	-IOW	46	VMDCNT
13	-MRI	47	VCC
14	XD0	48	XD1
15	XD2	49	XD3
16	XD4	50	XD5
17	XD6	51	XD7
18	AEN	52	IRQ10
19	IRQ11	53	IRQ5
20	VGADO	54	VGAD1
21	VGAD2	55	VGAD3
22	VGAD4	56	VGAD5
23	VGAD6	57	VGAD7
24	PWRDWN1	58	-ENCRT
25	SFTCLK	59	-PALRD
26	GND	60	-PALWR
27	VO	61	V1
28	V2	62	V3
29	V4	63	V5
30	V6	64	· V7 · ·
31	-BLANK	65	VSYNC
32	HSYNC	66	-SENSE_CRT
33	VCC	67	GND
34	GND	68	VCC

PIN NO.	SIGNAL	PIN NO.	SIGNAL			
1	VCC	2	VCC			
3	VCC	4	VBU1			
5	VLCD	6	VAC			
7	GND	8	GND			
9	VBD	10	VBD			
11	TEMP (GND)	12	СB			
13 B_GND 14 B_GND						
CN5 P/S SIGNAL						

PIN NO.	SIGNAL	PIN NO,	SIGNAL
1.	NC	2	ON RSM
3	PWRGOOD	4	RSMSW (NC)
5	RSMKEY (NC)	6	FB
7.	LB .	8	-BEEP
9	NC		


IN NO.	SIGNAL	PIN NO.	SIGNAL		
1	VCC	26	GND		1
2	CSEL4	27	CSEL5		2
3	CSEL2	28	CSEL3	1	3
4	-REFR	29	MA18		4
5	MA17	30	MA16		5
6.	MA15	31	MA14		6
7	MA13	-32	MA12		7
8	MA11	33	MA10		8
9	MA9	34	MA8		9
10	- MA7	35	MA6		10
11	MA5	36	MA4		11
12	MA3	37	MA2		12
13	GND	38	GND		13
14	-PSCEL0	39	-PSCEL1	201	14
15	-PSCEH0	40	-PSCEH1	, a	15,
16	-PSOE	41	-PSWE	1.50	16
17	D15	42	D14		17
18	D13	43	D12		18
19	D11	44	D10		19
20	D9	45	D8	·	20
21	D7	46	D6	hata	21
22	D5	47	D4	×	22
23	D3	48	D2	. I	23
24	D1	49	D0		24
25	GND	50	VCC	l j	- 25

PIN NO.


_					
SIGNAL		PIN NO.	SIGNAL	PIN NO.	SIGNAL
GND	1	1	VCC	26	GND
CSEL5	1	2	CSEL6	27	CSEL7
CSEL3	1	3	CSEL4	28	CSEL5
MA18	1	4	-REFR	29	MA18
MA16	[5	MA17	30	MA16
MA14	1	6	MA15	31	MA14
MA12	1	7	MA13	32	MA12
MA10]	8	MA11	33	MA10
MA8]	9	MA9	34	MA8
MA6	l	10	MA7	35	MA6
MA4	1	11	MA5	36	MA4
MA2	1	12	MA3	37	MA2
GND	1	13	GND	38	GND
-PSCEL1	1.	. 14	-PSCEL0	39	-PSCEL1
-PSCEH1	i a	. 15,	-PSCEH0	40	-PSCEHI
-PSWE	1 1	16	-PSOE	41	-PSWE
D14	ľ	17	D15	42	D14
D12	1	18	D13	43	D12
D10	.	19	D11	44	D10
D8	1:	20	,D9	45	D8
D6) -atta	21	1 D7 32 a	- 46	D6
D4	 	22	D5	47	D4
D2	[23	2 2 D3 (10.14	. 48	D2
DO].	24	D1	49	D0
VCC -] '	- 25	GND	50	VCC
			1 · · · · · · · · · · · · · · · · · · ·		

-106 -

 $(\mathbb{R}^n) = \{ \begin{array}{l} \mathbb{R}^n \\ \mathbb$




-112 -



-0229-Əd

PC-6220



13-13. Main PWB connector Table-(3)

CN8 KE	EY MTX				CN10 F	PRINTER
PIN NO.	SIGNAL	PIN NO.	SIGNAL	1	PIN NO.	SIGNAL
1	YO	2	Y1	1	1	-STROBE
3	Y2	4	 Үз		2	DATAO
5	¥4	6	Y5		Э	DATA1
, 7	Y6	8	X16	1	. 4	DATA2
-9	Y7	10	NC		5	DATA3
11	NC	12	NC	A	6	DATA4
13	- X0	14	X1		7	DATA5
15	X2	16	X3,		.8	DATA6
17	X4	18	X5		9	DATA7
19	X6	20	X7	1	10	-ACK
21	X8;	22	X9		11	PR_BUSY
23	X10	24	X11	1 -	., 12	PE
N9 RC	DM			J.	13	SELECT
PIN NO.	SIGNAL	FIN NO.	SIGNAL	ן ו	GN11 F	RS-232C
1	VCC.	2	GND		PIN NO.	SIGNAL
3	GND	4	VCC	1	1	. CD
5	XD7	6	D8	1.	2	RD
7	XD6	8	D9		3	SD
9	XD5	10	D10		4	DTR
11	XD4	12	D11		5	GND
13	XD3	14	D12	1- '	CN12	
15	XD2	16	D13	1		
17	XD1	18	D14	1	PIN NO.	SIGNAL
19	XD0	20	D15	1	1	S
21	AD0	1 22	AD1	1	2	CP1
23	AD2	24	AD3	·	3	CP2
25	AD4	_ 26	AD5	1	4	BLOFF
27	AD6	28	AD7	l.	5	VCC
29	AD8	30	AD9	1	6	GND
31	AD10	32	AD11	1	7	VLCD0
33	AD12	34	AD13	i ·	8	DUO
35	AD14	36	AD15		9	DU1
37	EA16	38	EA17	1	10	DU2
39	EA18	40	EA19	10	11	DU3
41	EA20	42	CEDOS	1 ;	12	DLO
43	-MEMR	44	-CSBIOS	1	13	DL1
45	-OEROM	46	-MEMWE		14	DL2
47	NC	48	GND		15	DL3
49	GND	50	VCC	1		
		1 <u>, "</u>		1	1.0	

Ē

|

SIGNAL	PIN NO.	SIGNAL
-STROBE	14	-AUTFDX
DATAO	15	-ERROR
DATA1	16	-INIT
DATA2	17	-SLCTIN
DATA3	18	GND
DATA4	19	GND
DATA5	20	GND
DATAB	21 :	GND
DATA7	22	GND
-ACK	. 23	GND
PR_BUSY	24	GND
PE	25	GND
SELECT	26	CNTD
3-232C		
SIGNAL	PIN NO.	SIGNAL
CD	6	DSR
RD	7.	RTS
SD	8	CTS
D'L H	9	CI
GND		
D		
SIGNAL]	
S		
CP1	Ì	
CP2		
BLOFF	ł	
VCC	1	
GND	1	
VLCD0		
DUO	1	
DU1	1	
DU2	[
DU3	1	
DLO	1 ·	
	1	


-	
PIN NO.	SIGNAL
1	SHUT
2	GND
CN14 5	PEAKER
PIN NO.	SIGNAL
1	SPEAKER
2	SPV
CN15 1	0-KEY
PIN NO.	SIGNAL
1	۲í
2	T2
.3	Т3
4	T4
5	Т5
6	T6
7	17
8	T8
9	T9
10	GND
CN16B	ATTERY
PIN NO.	SIGNAL
1	B_GND
2	СВ
3	VBD

CN13 PANNEL SW


GND 50 VCC .

;

. . .



- 114



SIGNAL

GND

CSEL5

CSEL3

MA18

MA16

MA14

MA12

MA10

MA8

MA6

MA4

MA2

GND

-PSCEL

-PSCEH1

-PSWE

D14

D12

D10

D8

D6

D4


D2

DO

VCC

and the second second second


13-18. 1MB RAM board layout



-116-


PC-6220

.





13-21. CRT adaptor (CE-621A) layout

- 118 -




PC-6220





13-26. CE-621F board layout



PC=6220

SHARP PARTS GUIDE

PC-6220 CE-621A/CE-621B CE-621F/CE-621NK MODEL CE-621EV

CONTENTS-

- 1 PC-6220 Exteriors
- 2 PC-6220 Top cabinet
- 3 PC-6220 Packing material & Accessories
- 4 PC-6220 Display unit
- 5 CE-621F Exteriors
- 6 CE-621F FDD unit
- 7 CE-621NK Ten key pad
- 8 CE-621EV Battery pack
- 9 CE-621A Packing material & Accessories
- 10 CE-621B Packing material & Accessories

- 11 CE-621F Packing material & Accessories
- 12 CE-621NK Packing material
- 13 PC-6220 Main PWB unit
- 14 PC-6220 VR PWB unit
- 15 PC-6220 Power supply unit
- 16 PC-6220 ROM board unit
- 17 CE-621A CRT I/F PWB unit
- 18 CE-621B RAM PWB unit
- 19 CE-621F FDD I/F PWB unit
- Index

DESTINATION TABLE

U	USA
Y	Canada
G	Germany, Austria
H	U.Kingdom
a	Australia
ĸ	Hong Kong
S	Singapore

	EJ	Korea	
	ESH	South Africa	
	ESB	Saudi Arabia	
F	ESG	Indonesia	
C	EH	Malaysia	

DEFINITION

The definition of each Rank is as follows and also noted in the list

A : Parts necessary to be stocked as High usage parts.

 ${\bf B}$: Parts necessary to be stocked as Standard usage parts.

C : Low usage parts.

D : Parts necessary for refurbish.

 $E \stackrel{<}{\scriptstyle{\leftarrow}}$ Unit parts recommended to be stocked for efficient after sales service.

S : Consumable parts.

Please note that the following parts used in Copier under the same description are classified into A or B Rank depending upon the place used.

Example Gear made of Metal, Sprocket, Bearing, Belt made of Rubber, Spring clutch mechanism.

A Rank The parts which may be with the revolution or loading.

B Rank CParts similar to A Rank parts, but are not included in Rank A.

Parts marked with "A" is important for maintaining the safety of the set. Be sure to replace these parts

with specified ones for maintaining the safety and performance of the set.


PC6220		<u></u>	<u></u>	<u></u>		
1 PC-6220 Exteriors	∏ <u>5</u> ≧∽ S>) -{				
NO: PARTS CODE	PRICE RANK	NEW MARK	PART RANK		DESCRIPTION	
<u>DUNT~1020DCZZ</u> 1 DUNT-1021DCZZ	B G B H	N	E	Keyboard Keyboard	[Except	H,G] [G]
DUNT-1022DCZZ	BH	N	E	Keyboard		[H]
2 L X - B Z 1 0 1 8 E C Z Z 3 Q C N W - 1 0 1 1 D C Z Z	A A A W		C C	Screw		
4 PSLDM1001DCZZ 5 LX-BZ1187CCZZ	AF	N	CC	HD shield plate Screw (2×2.8)		
6 LANGT1009DCZZ	AHA		-	Hold angle D		
7 <u>LX-BZ1155CCZZ</u> 8 RDENC1002DCZZ	<u> </u>	<u> </u>	C	Screw (2×3.5)		
9 QPWBM1031DCZZ	AK	N. 7	\ C	PS-FPC		
<u>11</u> DUNTK 1 0 3 7 DC Z Z L 12 L ANGT 1 0 0 7 DC Z Z	* * A E	N N	E C	HDD HD angle		
$\begin{array}{c c} 13 & QCNW - 1 & 0 & 1 & 8 & DCZZ \\ \hline -14 & LX - BZ & 1 & 1 & 4 & 7 & CCZZ \end{array}$	A X A A	<u>N</u>	C C	HD harness Screw		
15 CPWBY1007DC01	*	= N	<u> </u>	Main PWB-unit		
17 X B P S N 2 0 P 0 4 0 0 0 22 L A N G T 1 0 0 8 D C Z Z	<u> </u>	N	C C	Screw (2×4)	<u> </u>	<u> </u>
23 L X - B Z 1 1 4 1 C C Z Z 24 L A N G T 1 0 0 6 D C Z Z	A A A F	N	C C	Screw Hold angle B		_
25 LANGT1005DCZZ	AF	N N	С	Hold angle A		
26 X B S S F 2 6 P 0 4 0 0 0 27 G C O V H 1 0 0 4 D C Z Z	A A A D	- N		Screw (2.6×4)		
28 GCABA1003DCZZ	BВ	N	D	Cabinet A		
30 RALMB1002DCZZ 31 PSHEZ1010DCZZ	A M A A	Ν.	<u>В</u> С,	Speaker Speaker fixing sheet	1. 1993 (1971) 	
32 PSHEZ'1'0 0 9'D'CZZ'	A F A D	UPN////	C C	Insulator sheet		
34 XUPSD30P08000	AA	11 :0323	. I C	Screw (3×8)		
35 GLEGG1002DCZZ 37 XBBSF30P06000	A A CALATE	N 77 1 1919	D 171 C.T. (*	Rubber foot Screw (3×6)	The Sulface of Hards of A. C. C.	_
38 UBATN1002DCZZ 39 GCOVH1006DCZZ	BU (AN)	UV N. T	B ∀D/J	Battery Battery cover	BELVERA AND DE A	
40 GCÖVH1002DCZZ	AD	N	D	Connector cover CE		
41 LANGT1010DCZZ()) 42 LX-BZ1199CCZZ	A E A A	<u>12 N557</u>	<u>하다ር)</u> C	<u>Hold angle E</u>	<u> </u>	
43 QCNW-1013DCZZ	A E	rv:)NA(N	<u>ା ଓ</u> ୯୮୦ C	Connector cable (10pin) Connector cover PS	Sec. 165-1022-00-0	
44 GCOVH1003DC22 45 DUNTK1090DC0:1	B G	N N N N	<u> </u>	ROM board unit	·····································	-
46 TCAUS1001DCZZ 47 TLABS1009DCZZ	AC	N NEW	D D	Service label	3	[G]
48 TLABZ1546ACSA	* A C	· 1.040.	, D	TUV label	من من المن من المن المن المن المن المن من من المن ال	[G]
49 TLABM1004DCZZ		<u>N.</u>	<u> </u>	Rop label	1, - 3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1	
				and a contractor	1 - 2 - 4 - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2	
	<u> </u>					
					English Bard Parts	
					· · · · · · · · · · · · · · · · · · ·	
├ . 			ant di	<u>X 11009 1 1919 1</u>	······································	
	<u></u>					
	<u> </u>			a construction and a construction of the const	Level of the second sec	
					1.1.2.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	
					лана (1997) 	
				2 3 40°	ា លើលែវ មានសេរី បាន ខេស ហេក ខេត្ត ខែលេវ ខេត្ត វិទី១ បានសេរី សារ ក្នុងសេរី នេះសារី ក្នុងសែរ សេរីសេរី សេថា ត្រូវសេរីយ៍សារាសែរី 🥇	
				· · · · · · · · · · · · · · · · · · ·	and the second second second second second second second second second second second second second second second	
		<u> </u>			Ching operation 2	
				concelst (a	 E Efficiencesselfy for intrastational and an environmental sector recommendation for othe sector and and Unit participation recommendation for othe sector and and 	
					. <u>ગુકાર ત્યાં કુલ્લ કુલ્લ</u> ા અને પ્રસ્તુ કુલ્લુટ અને કુલ્લુન વ્યવસાય છે. 	
		anca P	10 A 11.	Burg ers a Oly gender site out and	ে বিজেপের বিজেপের মের মের প্রায়ের বিজেপের বিজেপের বিজেপের বিজেপের বিজেপের বিজেপের বিজেপের বিজেপের বিজেপের বিজে বিজেপের বিজেপের	
			51 Sub-	som John's control perchading to show	 Bartine and the Second S	
h			 		in the second second second second second second second second second second second second second second second	
· · · · · · · · · · · · · · · · · · ·		·		· · · · · · · · · · · · · · · · · · ·	The sets of the sets of the set of and the sould be filled. The sets of the	

•

Feels mailed wild 12.11 is appoind for moniforming the milety of the 14.186 second poince three provided

- I for all to constrain buy visition all gameshears at a no bolinge dire

1 PC-6220 Exteriors




[] PC-6220 Exteriors 2 PC-6220 Top cabinet PRICE RANK NEW MARK PART RANK PARTS CODE NO. DESCRIPTION 1 L X - B Z 1 1 4 7 C C Z Z AA C Screw 2 Q SW-P1004DCZZ AE N В Push switch 3 QCNW-1014DCZ2 A D N С Harness (2pin) 4 X B S S D 2 0 P 0 4 0 0 0 AA С Screw (2×4) PDMP-1001DCZZ AL Ν C Damper 6 XUSSD30P06000 AA Screw (3×6) C 7 GCABB1004DCZZ 9 PZETZ1004DCZZ ΒB N D Cabinet B AB C Insulator sheet A N <u>10 GCOVA1008DCZZ</u> <u>11 DUNT-1038DC</u>ZZ AP Ň D Option cover CQ (include 4block) Ň Ε Display unit 3 PC+6220 Packing material & Accessories PRICE RANK NEW MARK PART PARTS CODE DESCRIPTION NO. 1 SPAKA1058DCZZ AF Ň D Manual case <u>T i N S E 1 0 0 8 D C Z Z</u> <u>T i N S E 1 0 0 5 D C Z Z</u> ΑŪ D Instruction book (Laplink) N ΑX N D Instruction book (Operation) Ū TINSE1007DCZZ ΑX Ν D Instruction book (Operation) [Except U,Y,G] 2 TINSE1006DCZZ ΑX Ν Ď Instruction book (Operation) CCADZ1003DC01 ΑM [U] N D Service information TCADZ1075ACZZ [Except U] AF , Di Card TGANE2002HCZZ <u>A N</u> С Guaranty [Q] SPAKA1011DCZZ AM N D Packing cushion A 3 4 SSAKH1028CCZ A A D Vinyl bag (320×380mm) 5 SPAKA1059DCZZ 6 SPAKA5416SCZZ 7 JHNDP2008SCZZ AG D Packing cushion AB D Protector,handle (61400675) AB C Handle 8 SPAKC1015DCZZ AU Ν D Packing case 9 DUNT-1060DCZZ BD N E C Connector box 10 LPLTP1004DCZZ AF Tem plate AC adaptor RADPA1004DCZZ BS N В [U,Y] 11 ₫ RADPA1003DCZZ ΒQ В Except U,Y] N AC adaptor Packing cushion B 12 SPAKA1014DCZZ A C N D 13 QCNW-1016DCZZ BB С Ν Laplink cable 14 SPAKA1012DCZZ AG Ν Ð Accessory case Q A C C B 7 6 2 1 Q C Z Z Q A C C V 6 6 2 0 Q C Z Z AN 8 [H,EH] AC cord ۸ $\Delta \Delta \Delta \Delta$ AV В AC cord G,K,ESG QACCL7620QCZZ QACCD7611QCZZ AW AC cord B [Q] AT c,R' AC cord [EJ] <u>CCNW-2814SC01</u> QACCB7521QCZZ ΑX B AC cord ESB 15 B AC cord [ESH] PHOG-1023CCZZ QPLGA0018WRE0 Protect sleeve ESH C AB С AC plug AN [ESH] QACCF7622QCZZ B AC cord Δ Ν [S] QPLGA0010UCZZ 3P AC cord adaptor [EJ] AM C 16 UBNDA1008CCZZ C AA AC cord band (120mm) 17 SSAKA3001CCZZ 'n Vinyl bag (140×360mm) ΑA SSAKA0330QCZZ ΑA D Viñyl bag (50×320mm) 18 19 UBATN1002DCZZ BU В Battery 20 SPAKA1013DCZZ 21 SPAKA1060DCZZ Ň D. A E Packing cushion A for accessory AE N D Packing cushion D 22 SSAKH3015CCZZ 23 TLABM2270SCZZ AA D Vinyl bag (240×360mm) AB ם Packing label ΑB [H,EH] 24 TCAUS1054CCZZ C AC cord caution label [Y] 25 TLABB1381ACZZ AC D Label $\frac{10}{10}$ 10


}-----

6.5

2 PC-6220 Top cabinet



3 PC-6220 Packing material & Accessories




ne ann an Ann Anna	PCE	5220				
r		.				
4	PC-6220	Display		ç U		[Z] PC-6220 Tap cabinet
NO.	PARTS	CODE	PRICE	MARK	PART RANK	DESCRIPTION
	GCABC10		BB		D	Cabinet C
2	DUNTM10 TLABH10	<u>34DCZZ</u>	BC AA	N.	E D	Optical conduct plate unit. Caution label
4	PTPEZ10	0 2 D C Z Z	ÂĂ	/	D.	Tape B
5	XEBSD26	P04000	A A		<u> </u>	Screw (2.6×4)
7	LANGT10 PZETZ10	0 2 D C Z Z	A E A C	<u> </u>	C C	Insulator sheet B
8	PCUSS10	0 7 D C Z Z	A D		C	Cushion A agent and
10	LANGT10 PZETZ10	0 1 DCZZ	AF.		C C	Install A
12	PCUSS10	08DCZZ	AD		С	Cushion B
13	$\frac{QCNW-10}{QCNW-10}$	1 1 D C Z Z	AW		. C C	LCD cable
15	(MSPR <u>C10</u>	01DCZZ	AA		C	Spring
	JBTN-10 LSTPF10		AB AD		C C	Stopper button Stopper
18	DUNT-10	3 3 D C Z Z	ÂW		E	CCFT unit
19	PSHEZ10		AE		C ···	Reflection sheet Cabinet D
21	GCABD10 LHLDW50	2 3 N C Z Z	A.L A.B		C C	Holder
22	P T P E H 1 3 :	2 3 C C Z Z	AA		C	Key sheet fixing tape
23	XESSD261 PCAPZ10	01DCZZ	A A A B		C C	Screw (2.6×10) Rubber cap
25	JBTN-10	0 2 D C Z Z	AB		C	Slide switch button
	QCNW-10 LX-BZ10		A D A A	<u>`</u>	C C	PS cable
28	DUNTK10:	36DCZZ	BA		E	Inverter unit
	CPWBF10 PSHEZ10	<u>19DC01</u>	A Z 🗍 A Z	N	EC	VR PWB unit Display sheet
31	XUSSD261	P 0 7 0 0 0	AA	1	č	Screw (2.6×7)
32	XUSSD26	P06000	A A A D		C C	Screw (2.6×6)
34	LANGT10	0 4 D C Z Z	AD		Ċ Ċ	Damper R
35	JBTN-10 PSHEZ10	0 3 D C Z Z	AB		C	VR button
	LX-BZ10		AA	<u></u>	C	VR sheet
38	QCNW-10	10DCZZ	AD		C	INV cable
39	PTPEZ10	UIDCZZ	AD		D	Tape A
	<u> </u>					
				<u>i</u>		
<u> </u>	 	<u> </u>		<u> </u>		
	·					Zeinerscont of shekan anders daabt of is
<u> </u>	<u> </u>					
	 		<u> </u>			
 	<u> </u>		<u> </u>			
	 	· .	<u> </u>			
<u> </u>	 					
						<u>p</u>
	<u> </u>					
		Net 1		5 9.00 m		
<u> </u>						

-5-

÷

4 PC-6220 Display unit




(4) PG-6220 Display unit

	PARTS CODE	PRICE	NEW	PART	DEC-6220 Display unit
		RANK	MARK	RANK	DESCRIPTION
	XBPSN20P04000	AA		C	Screw (2×4)
2	LANGQ1013DCZZ	AE	N	C	Connector angle B
	XBBSD20P06000	AA		C	Screw (2×6)
	CPWBX1016DC01		N	E '	FDD I/F PWB unit
5	XBBSD30P06000	AA		- C	Screw (3×6)
	QCNW-1017DCZZ	AS	N	C	FD harness (26pin)
7	LANGQ1012DCZZ	AE	N	C	Connector angle A
	PCAPH1016ACZZ	A D.		C	25P cap
9	LX-BZ1141CCZZ	AA	1. A.	Ĉ	Screw
	LX-BZI011DCZZ	AB		C	Screw
11	PGUMM1562CCZA	A D		Ċ	Rubber
12	XUPSD30P08000	AA	14	С	Screw (3×8)
	LANGTIOISDCZZ	AF	N	o C 🗌	FD angle R
14	DUNTK1062DCZZ	BW	N	.∆ E	FDD unit
15]	LANGT1014DCZZ	AF	N	С	FD angle L
16	GCABA1012DCZZ	AX	N	D	Cabinet A
17	XBPSF30P06000	AA		C	Screw (3×6)
18	XUBSF30P10000	AA		С	Screw (3×10)
19	TLABG1025DCZZ	AC	N	D	Label (1
13	TLABS1026DCZZ	AC	N	D	Label
20	GLEGG1002DCZZ	AA	100 M	D	Rubber foot
21	LX-BZ1007DCZZ	AG	1	С	Screw
	GCABB1013DCZZ	AY	N	D	Cabinet B
	PSHEZ1012DCZZ	AF	N	Ç	Insulator sheet
24	MSPRC1005DCZZ	AA	N	C	Spring
-		<u> </u>	i	17	
			ŀ	,	

6 CE-621F FDD unit

10.	PARTS CODE	PRICE RANK	MARK	PART	DESCRIPTION
	0 i EK902157///	AM	N S	_ D _	Case
	0 i EK90215603/	A N	N	D	Panel Ass'y(For 30)
	0 i EK32003403	AD	N	C	Komb(For 30)
	<u>0 i E K 9 0 2 1 6 0 / / / / / / / / / / / / / / / / / /</u>	AN	N	S	Track 00 Switch Ass'y
	0 i E X B 1 2 2 6 0 4 0 5	A A	N	C	Screw State -
6	0 i EK790700///	BR	<u>N</u>	B	Head Ass'y
7	0 i EK160205///	AG	Ν.,	С	Guide Bar
_8]	0 i E X D 2 1 2 0 0 1 2 2 .	AA	Ň	C	E type Ring
9	0 i EK 7 9 0 7 4 0///	BB	N	В	Stepping Motor
-	0 i E K 7 9 0 7 4 2///	BB	" N	B	Stepping Motor
10	0 i E K 7 9 0 7 4 1///	AK	N	С	Pivot Bearing
	0 EK790677///	AK	N	C	Pivot Bearing
11	0 i EK 7 9 0 6 7 8///	A A	N	C	Ball
	0 i E K 4 1 0 7 9 3 / / /	AB	<u>N</u>	C	Clapper
13	0 i E X B 1 2 2 6 0 4 0 5	A A	N	C	Screw -
14	0 i EK902193///	ВQ	Ν	, E	
16	0 i E E 1 6 2 0 0 0 2 6/	AA	N	C	Screw \
	(Unit)	<u></u>	1.1.1.1		and and a second second second second second second second second second second second second second second se
<u>901 [</u>	DUNTK1062DCZZ	BW	N	E	FDD unit
		and get		<u> </u>	<u> </u>
		· · · · · · · · ·	. /		
	<u>()</u>				
	<u></u>		<u>,</u> .,	1.1.1	
· 1	<u>3</u>				
	* T				
	4	· · · ·			
			Sec. 1.		
			,		
					115 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
		<u>e</u>)	· · · · ·		
	V	1.0			san sa an an an an an an an an an an an an an
]	Carrie Carrier		15		1. 201 . 3 2
					The second second second second second second second second second second second second second second second s
	· · · · · · · · · · · · · · · · · · ·		5 A		
		j			<u> </u>
	<u>.</u>	1.1	11	22-11	
			- /	7	
			1		
T					
	<u>()</u>		Ĩ	(,	
		ún –	1	n i	
- 1	ķ	7.1			
- †					- 홍수 · · · · · · · · · · · · · · · · · ·
			4	r	


5 CE-621F Exteriors





5 GE-6217 Exteriors

		DDIOF	hiero.	DACT	
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
	00P40AAA0131A	BA	N	D	Upper case
	00P74AAA0123A	AN AG	<u>N</u>	C	Torsion bar
	0 0 P 2 B 7 2 A A 0 0 5 A 0 0 P 2 A 0 9 A A 0 0 2 A	AG	<u>N</u>	<u> </u>	T screw A screw
	00P4KA4AA019A	ÂV	N	C C	Connector
	00P62AAA0271A	AV	N	С	Plate Plate
7	00P2A02AA005A	. A G	N	C	Miscrew di si
8	0 0 P 4 K A 4 A A 0 2 0 A 0 0 P 2 C 0 2 A A 0 0 2 A	AG	<u>N</u>		Connector
	00P2002AA00271C	BF	N	- C	Cult and a second second second second second second second second second second second second second second se
11		AN	N or	Č	Bushing
12	00P49AAA2002A	AR	N 95	D	Label
	0.0 P 2 B 7 2 A A 0 0 1 B	AG	N	<u> </u>	T screw
	0 0 P 4 1 A A A 0 1 0 3 A 0 0 P J 1 A A A 2 0 0 6 B	BA BL	N N		Lower case
U.S	<u>, , , , , , , , , , , , , , , , , , , </u>	0	<u> </u>	<u>├───</u>	
				1.7	
		[
	<u> </u>			<u>L</u>	
8 (CE-621EV Batter	y pac	ck 👘	Ň	
NO.	PARTS CODE	PRICE	NEW	PART	DESCRIPTION
	0 D B C A B I N E T - A U	RANK B H	MARK N	RANK D	Cabinet A(upper)
	0 D B B A T T 8 - 2 2 0 0	BQ	N	B	Ni-cd
3	ODBCABINET-B/	BHI	(N	D	Cabinet B(lower)
4	ODBCONNECTOR/	BF	N	C	Connector
5	0 D B C H A R G E R - U T	CF	<u>N U</u>	E.,,	Charger unit
	<u> </u>			┝───┤	
	·····	0	11		
	······································	·			
<u>)</u> (CE-621A Packing	g mat	terial	&Acc	essories
۷O.	PARTS CODE	PRICE	NEW	PART	DESCRIPTION
		RANK		RANK	
	<u>SPAKP1038DCZZ</u> SPAKA1057DCZZ	AB	<u>N</u> N		Vinyl bag Packing cushion
	SPAKA1057DCZZ SPAKA1044DCZZ	AD			Packing cushion
			<u> </u>		
	I I N SMIUZIMUZZ~	AD:		D	
5	T i N SM 1 0 2 1 H C Z Z Z T i N SM 1 0 2 4 D C Z Z	A D A F	i N	D	Operation manual (E,F,G,S) [Coperation manual [Except]
6	T I N SM 1 0 2 4 D C Z Z SPAKC 1 0 3 2 D C Z Z	A F A G	N	D	Operation manual (E,F,G,S) [Operation manual [Except Packing case
6 7	T i N S M 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z	A F A G A A		D D D	Operation manual(E,F,G,S) [Operation manual [Except Packing case [UPC barcord label [
6	T I N SM 1 0 2 4 D C Z Z SPAKC 1 0 3 2 D C Z Z	A F A G	N	D	Operation manual(E,F,G,S) [Except Operation manual [Except Packing case [Intersection of the section of
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N	D D D D	Operation manual(E,F,G,S) [Operation manual [Except Packing case [UPC barcord label [Packing label [
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N	D D D D	Operation manual(E,F,G,S) [Operation manual [Except Packing case [UPC barcord label [Packing label [
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual(E,F,G,S) [Operation manual [Except Packing case [UPC barcord label [Packing label [
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N	D D D D	Operation manual(E,F,G,S) [Operation manual [Except Packing case [UPC barcord label [Packing label [
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual(E,F,G,S) [Operation manual [Except Packing case [UPC barcord label [Packing label [
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual(E,F,G,S) [Operation manual [Except Packing case [UPC barcord label [Packing label [
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Operation manual [Except Packing case [Except UPC barcord label [Packing label <td< td=""></td<>
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Operation manual [Except Packing case [Except UPC barcord label [Implication of the second of th
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Operation manual [Except Packing case [Image: Comparison of the second of the s
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Operation manual [Except Packing case [Except UPC barcord label [I Packing label [I Packing label [IIII] Packing label [IIII]
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Operation manual [Except Packing case [Image: Comparison of the second of the s
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Operation manual [Except Packing case [Image: Comparison of the second of the s
6 7	T i N SM 1 0 2 4 D C Z Z SPAKC 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
	T i N SM 1 0 2 4 D C Z Z SPAKC 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z	AE AG AA AD	N		Operation manual [Except Packing case [Except UPC barcord label [Packing label [Packing label [UPC barcord label [Packing label [UPC barcord label [Packing label [UPC barcord label [Packing label [UPC barcord label [Image: State
6 7	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 	AE AG AA AD	N		Operation manual [Except Packing case [Except UPC barcord label [Packing label [Packing label [
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 	AE AG AA AD	N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Decration manual [Except Packing case [Except Packing label [I] Packing label [I]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Packing case [Except UPC barcord label [Image: second
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Packing case [Except UPC barcord label [I Packing label [I Packing label [I Image: Second label [I Packing label [I Image: Second label [I Packing label [I Image: Second l
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Packing case [Except UPC barcord label [IIII] Packing label [IIII]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Packing case [Except UPC barcord label [Packing label Packing label [IIII] Packing label [IIIII] Packing label <td< td=""></td<>
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Packing case [Except UPC barcord label [IIII] Packing label [IIII]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 		N		Operation manual (E,F,G,S) [Except Packing case [Except UPC barcord label [IIII] Packing label [IIII]
	T i N SM 1 0 2 4 D C Z Z S P A K C 1 0 3 2 D C Z Z T L A B P 1 0 2 3 D C Z Z T L A B M 2 1 2 1 H C Z Z T L A B M 1 4 6 6 A C Z Z 				Operation manual (E,F,G,S) [Except Packing case [Except UPC barcord label [IIII] Packing label [IIII]

7 CE-621NK Ten key pad







10 CE-621B Packing material&Accessories

INO.	PARTS CODE	PRICE		PART	DESCRIPTION	
		RANK	· · · · · · · · · · · · · · · · · · ·	-		
	SPAKP1031DCZZ	A A	<u>N</u>	<u> </u>	Vinyl bag	
	SPAKA1056DCZZ	AC	<u>N</u>	D	Packing add	
	SPAKA1043DCZZ	AK	<u>N</u>	D	Packing add	
	T INSM1021HCZZ	AD		D	Operation manual(E,F,G,S)	
6	SPAKC1032DCZZ	AG	N	D	Packing case	
7	TLABP1022DCZZ	AA	N	D	UPC barcord label	[Y]
	TLABM2121HCZZ	AD	1	D	Packing label	
8	TLABM1466ACZZ	AC		C	Packing label	[Y]
			<u> </u>	<u> </u>		
	· ·····		+	+		, · · · · · ·
			†	<u> </u>		
	·····	+	<u> </u>			
			L		<u> </u>	
	CE-621F Packing	r mat	erial	&Acc	essories	
NO.	PARTS CODE	PRICE	MARK	PART RANK	DESCRIPTION	
			MARA			
1	T i N S M 1 0 2 1 H C Z Z	AD	 	D	Operation manual(E,F,G,S)	[Except Y,U,G]
_	TINSM1011DCZZ	AF	<u>N</u>	D_	Operation manual	(Y,U,G]
	SPAKA1027DCZZ	AV	<u>N</u>	D	Packing add	
3	SSAKH3010CCZZ	AA		D	Vinyl bag (0.03t×180×240)	
4	SPAKC1025DCZZ	AM	<u> </u> N	D	Packing case	
		AA		D	UPC barcord label	[Y]
	TLABM2121HCZZ	AD	<u> </u>	D	Packing label	<u>_</u>
6	TLABM1466ACZZ	AC	├	C C	Packing label	[Y]
	LICADINI 400A022		∲	۲ ۲		<u></u>
J	<u> </u>	·	<u> </u>	ļ		···
—	<u>├──</u> ──────────────────────────────────		<u> </u>	I	<u> </u>	
 	<u> </u>	ļ	<u> </u>	I		
L	<u> </u>		L			
12 4	CE-621NK Docki		atoria	<u></u>		
12	CE-621NK Packi	<u> </u>	ateria	a1		
		PRICE		PART		
NO.	PARTS CODE	RANK	MARK		DESCRIPTION	
1	00P5B115A090A	AT	N	D	Packing case	
2	0 0 P 9 8 A A A 0 0 2 0 A	AY	N	D	Accessory	
	001 301 400 201					
		J	I	ļ		
<u> </u>						
	,					
	······································					······································
12	PC-6220 Main P	/R 1				
13	PC-6220 Main P					
		PRICE	NEW	PART	DESCRIPTION	
13 I NO.	PARTS CODE	PRICE RANK	NEW	RANK	DESCRIPTION	
	PARTS CODE RR-DZ8101ACZZ	PRICE RANK A C	NEW	RANK B	Block resistor (1000×8)	[BR1]
	PARTS CODE	PRICE RANK	NEW	RANK		[BR1] [BR2]
NO. 1 2	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z	PRICE RANK A C	NEW	RANK B	Block resistor (1000×8)	
NO. 1 2 3	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 2 3 A C Z Z R C Z Z	PRICE RANK A C A B	NEW	RANK B B	Block resistor (1000×8) Block resistor (4.7K0×4) Block resistor (22K0×4)	[BR2]
NO. 1 2 3 4	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z	PRICE RANK A C A B A B A B	NEW	RANK B B B B	Block resistor (100Ω×8) Block resistor (4.7KΩ×4) Block resistor (22KΩ×4) Block resistor (33KΩ×4)	[BR2] [BR3] [BR4]
NO. 1 2 3 4 5	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 2 3 A C Z Z R R - D Z 4 3 3 A C Z Z R R - D Z 2 3 3 A C Z Z	PRICE RANK A C A B A B A B A B	NEW	RANK B B B B B	Block resistor (100Ω×8) Block resistor (4.7KΩ×4) Block resistor (22KΩ×4) Block resistor (33KΩ×4) Block resistor (33KΩ×2)	[BR2] [BR3] [BR4] [BR100]
NO. 1 2 3 4 5 6	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 2 3 A C Z Z	PRICE RANK A C A B A B A B A A A A	NEW	RANK B B B B B B B	Block resistor (1000×8) Block resistor (4.7K0×4) Block resistor (22K0×4) Block resistor (33K0×4) Block resistor (33K0×2) Block resistor (22K0×2)	[BR2] [BR3] [BR4] [BR100] [BR101]
NO. 1 2 3 4 5 6 7	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 3 3 3 A C Z Z R R - D Z 2 2 3 A C Z Z	PRICE RANK A C A B A B A B A A A A A A A C	NEW	RANK B B B B B B B B	Block resistor (1000×8) Block resistor (4.7K0×4) Block resistor (22K0×4) Block resistor (33K0×4) Block resistor (33K0×2) Block resistor (22K0×2) Block resistor (33K0×8)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102]
NO. 1 2 3 4 5 6 7 8	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z	PRICE RANK A C A B A B A B A A A A A A A A A A A B	NEW	RANK B B B B B B B B B	Block resistor (1000×8) Block resistor (4.7K0×4) Block resistor (22K0×4) Block resistor (33K0×4) Block resistor (33K0×2) Block resistor (23K0×2) Block resistor (33K0×4) Block resistor (33K0×4)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103]
NO. 1 2 3 4 5 6 7 8 9	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 2 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 8 3 3 3 A C Z Z R R - D Z 8 1 0 3 A C Z Z	PRICE RANK A C A B A B A B A A A A A A A A A C A B A C	NEW	RANK B B B B B B B B B B B	Block resistor (100Ω×8) Block resistor (4.7KΩ×4) Block resistor (22KΩ×4) Block resistor (33KΩ×2) Block resistor (33KΩ×2) Block resistor (33KΩ×8) Block resistor (33KΩ×4) Block resistor (10KΩ×8)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104]
NO. 1 2 3 4 5 6 7 8 9 10	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 3 A C Z Z R R - D Z 2 3 3 3 A C Z Z R R - D Z 2 2 3 3 3 A C Z Z R R - D Z 2 2 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 2 2 2 3 A C Z Z R R - D Z 2 2 2 3 A C Z Z R R - D Z 2 2 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z	PRICE RANK A C A B A B A B A A A A A C A B A C A B A C A B	NEW	RANK B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105]
NO. 1 2 3 4 5 6 7 8 9 10 11	PARTS CODE R R - D Z 8 1 0 1 A C Z Z R R - D Z 4 4 7 2 A C Z Z R R - D Z 4 2 3 3 A C Z Z R R - D Z 2 3 3 A C Z Z R R - D Z 2 3 3 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 2 2 3 3 A C Z Z R R - D Z 2 2 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 8 1 0 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z R R - D Z 4 3 3 3 A C Z Z	PRICE RANK A C A B A B A B A A A A A C A B A C A B A C A B A C	NEW	RANK B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($12K\Omega \times 4$) Block resistor ($12K\Omega \times 4$) Block resistor ($22K\Omega \times 2$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR102] [BR103] [BR104] [BR105] [BR106]
NO. 1 2 3 4 5 6 7 8 9 10 11 12	PARTS CODE R R - DZ 8 1 1 A C Z Z R R - DZ 4 7 2 A C Z Z R R - DZ 4 7 2 C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 2 2 3 A C Z Z R R - DZ 2 2 3 A C Z Z R R - DZ 2 2 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 8 1 3 A C Z Z R R - DZ 8 3 3 A C Z Z R R - DZ 8 1 3 A C Z Z R R - DZ 8 1 3 A C Z Z R R - DZ 8 1 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 2 2 3 A C Z Z R R - DZ 2 1 1 A C Z Z	PRICE RANK A C A B A B A B A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 4$) Block resistor ($10K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor (1000×2)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR106] [BR107]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13	PARTS CODE R R - DZ 8 1 1 A C Z Z R R - DZ 4 7 2 A C Z Z R R - DZ 4 7 2 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 2 2 3 A C Z Z R R - DZ 2 3 3 A C Z Z R R - DZ 2 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 8 1 0 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R R - DZ 4 3 3 A C Z Z R R R - DZ 4 3 3 A C Z Z Z R R - DZ 2 2 2 3 A C Z Z R R - DZ 2 1 1 A C Z Z Z R R - DZ 2 1 1 A C Z Z Z	PRICE RANK A C A B A B A A A A A A A C A B A C A B A C A B A C A B A C A C A C A C A C A C A C A C A C A C	NEW	RANK B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR106] [BR107] [BR108]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14	PARTS CODE R R - DZ 8 1 1 A C Z Z R R - DZ 4 7 2 A C Z Z R R - DZ 4 7 2 A C Z Z R R - DZ 4 2 2 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 2 2 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 8 1 0 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 2 2 2 A C Z Z R R - DZ 2 1 1 A C Z Z R R - DZ 2 1 1 A C Z Z R R - DZ 2 1 1 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z	PRICE RANK A C A B A B A A A A A A A A A A A C A B A A A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($22K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($33K\Omega \times 4$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR107] [BR108] [BR109]
NO. 1 2 3 4 5 6 7 8 9 10 11 11 12 13 14 15	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A A A A A A A C A B A A A C A B A A A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($22K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($22K\Omega \times 4$) Block resistor ($23K\Omega \times 4$) Block resistor ($22K\Omega \times 2$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR108] [BR109] [BR110]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	PARTS CODE R R - DZ 8 1 1 A C Z Z R R - DZ 4 7 2 A C Z Z R R - DZ 4 7 2 A C Z Z R R - DZ 4 2 2 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 2 2 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 8 1 0 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 2 2 2 A C Z Z R R - DZ 2 1 1 A C Z Z R R - DZ 2 1 1 A C Z Z R R - DZ 2 1 1 A C Z Z R R - DZ 4 3 3 A C Z Z R R - DZ 4 3 3 A C Z Z	PRICE RANK A C A B A B A A A A A A A A A A A C A B A A A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($22K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($33K\Omega \times 4$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR107] [BR108] [BR109]
NO. 1 2 3 4 5 6 6 7 8 9 10 11 12 13 13 14 15 16	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A A A A A A A C A B A A A C A B A A A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($22K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($22K\Omega \times 4$) Block resistor ($23K\Omega \times 4$) Block resistor ($22K\Omega \times 2$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR108] [BR109] [BR110]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($3K\Omega \times 4$) Block resistor ($3K\Omega \times 4$) Block resistor ($1K\Omega \times 2$) Block resistor ($1K\Omega \times 2$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR109] [BR110] [BR111] [BR111]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A B A A A A A C A B A A A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10X\Omega \times 4$) Block resistor ($10\Omega \times 8$) Block resistor ($10\Omega \times 8$) Block resistor ($1K\Omega \times 2$) Block resistor ($1K\Omega \times 8$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR109] [BR109] [BR110] [BR111] [BR112] [BR113]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 8$)	[BR2] [BR3] [BR4] [BR104] [BR101] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR108] [BR109] [BR110] [BR111] [BR112] [BR113] [BR114]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR108] [BR109] [BR109] [BR110] [BR111] [BR111] [BR113] [BR114] [BR115]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 17 18 19 20 21	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR106] [BR106] [BR107] [BR108] [BR109] [BR109] [BR110] [BR111] [BR112] [BR113] [BR114] [BR115] [BR116]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 17 18 19 20 21 22	$\begin{array}{c} \mbox{PARTS} \ \ \ \ \ CODE \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 4 2 3 3 A C Z Z \\ \hline R R - D Z 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 1 0 3 A C Z Z \\ \hline R R - D Z 4 1 0 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 1 0 3 A C Z Z \\ \hline R R - D Z 4 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 2 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z \\ \hline R R - D Z 8 1 0 1 A C Z \\ \hline R R - D Z 8 \\ \hline R R - D Z 8 1 0 1 A C Z \\ \hline R R - D Z 8 \\ \hline R R - D Z 8 1 0 1 A C Z \\ \hline R R - D Z 8 \\ \hline R R - D Z 8 \\ \hline R R - D Z 8 \\ \hline R R - Z \\ \hline R R - D Z 8 \\ \hline R R - Z \\ \hline R R - D Z 8 \\ \hline R R - Z \\$	PRICE RANK A C A B A B A B A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 8$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($3K\Omega \times 4$) Block resistor ($3K\Omega \times 4$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR109] [BR109] [BR110] [BR110] [BR111] [BR111] [BR113] [BR114] [BR115] [BR116] [BR117]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 4 & 4 & 7 & 2 & A & C & Z \\ \hline R R - D Z & 4 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 2 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline \end{array}$	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B	Block resistor (1000×8)Block resistor ($4.7K0 \times 4$)Block resistor ($22K0 \times 4$)Block resistor ($33K0 \times 2$)Block resistor ($33K0 \times 2$)Block resistor ($22K0 \times 2$)Block resistor ($33K0 \times 8$)Block resistor ($33K0 \times 8$)Block resistor ($33K0 \times 4$)Block resistor ($33K0 \times 4$)Block resistor ($10K0 \times 8$)Block resistor (1000×2)Block resistor (1000×2)Block resistor (1000×8)Blo	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR106] [BR106] [BR107] [BR108] [BR109] [BR109] [BR110] [BR110] [BR111] [BR111] [BR114] [BR115] [BR116] [BR117] [BR118]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($23K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR103] [BR104] [BR105] [BR105] [BR105] [BR106] [BR107] [BR107] [BR109] [BR109] [BR109] [BR111] [BR112] [BR114] [BR115] [BR116] [BR117] [BR118] [BR119]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - DZ 8 1 0 1 A C Z Z \\ \hline R R - DZ 4 4 7 2 A C Z Z \\ \hline R R - DZ 4 2 3 A C Z Z \\ \hline R R - DZ 4 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 A C Z Z \\ \hline R R - DZ 2 2 2 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 4 3 3 3 A C Z Z \\ \hline R R - DZ 2 4 3 3 3 A C Z Z \\ \hline R R - DZ 4 3 3 3 A C Z Z \\ \hline R R - DZ 4 3 3 3 A C Z Z \\ \hline R R - DZ 4 3 3 3 A C Z Z \\ \hline R R - DZ 2 1 0 1 A C Z Z \\ \hline R R - DZ 2 1 0 1 A C Z Z \\ \hline R R - DZ 2 1 0 2 A C Z Z \\ \hline R R - DZ 2 1 0 2 A C Z Z \\ \hline R R - DZ 2 1 0 2 A C Z Z \\ \hline R R - DZ 2 1 0 3 A C Z Z \\ \hline R R - DZ 2 1 0 3 A C Z Z \\ \hline R R - DZ 8 1 0 1 A C Z Z \\ \hline R R - Z 2 1 0 Z 8 \\ \hline R R - Z 2 R R - Z 2 R R \\ \hline R R - Z 2 R R \\ \hline$	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 4$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR101] [BR102] [BR103] [BR103] [BR104] [BR105] [BR106] [BR106] [BR107] [BR106] [BR107] [BR108] [BR109] [BR110] [BR111] [BR112] [BR113] [BR114] [BR115] [BR116] [BR117] [BR118] [BR119] [BR120]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	$\begin{array}{c} \mbox{PARTS} \ \ \ \ \ CODE \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 4 2 3 3 A C Z Z \\ \hline R R - D Z 2 2 3 3 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 4 1 0 1 A C Z Z \\ \hline R R$	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($22K\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR103] [BR104] [BR105] [BR105] [BR105] [BR106] [BR107] [BR107] [BR109] [BR109] [BR109] [BR111] [BR112] [BR114] [BR115] [BR116] [BR117] [BR118] [BR119]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - DZ 8 1 0 1 A C Z Z \\ \hline R R - DZ 4 4 7 2 A C Z Z \\ \hline R R - DZ 4 2 3 A C Z Z \\ \hline R R - DZ 4 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 A C Z Z \\ \hline R R - DZ 2 2 2 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 3 3 3 A C Z Z \\ \hline R R - DZ 2 4 3 3 3 A C Z Z \\ \hline R R - DZ 2 4 3 3 3 A C Z Z \\ \hline R R - DZ 4 3 3 3 A C Z Z \\ \hline R R - DZ 4 3 3 3 A C Z Z \\ \hline R R - DZ 4 3 3 3 A C Z Z \\ \hline R R - DZ 2 1 0 1 A C Z Z \\ \hline R R - DZ 2 1 0 1 A C Z Z \\ \hline R R - DZ 2 1 0 2 A C Z Z \\ \hline R R - DZ 2 1 0 2 A C Z Z \\ \hline R R - DZ 2 1 0 2 A C Z Z \\ \hline R R - DZ 2 1 0 3 A C Z Z \\ \hline R R - DZ 2 1 0 3 A C Z Z \\ \hline R R - DZ 8 1 0 1 A C Z Z \\ \hline R R - Z 2 1 0 Z 8 \\ \hline R R - Z 2 R R - Z 2 R R \\ \hline R R - Z 2 R R \\ \hline$	PRICE RANK A C A B A B A B A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 4$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR101] [BR102] [BR103] [BR103] [BR104] [BR105] [BR106] [BR106] [BR107] [BR106] [BR107] [BR108] [BR109] [BR110] [BR111] [BR112] [BR113] [BR114] [BR115] [BR116] [BR117] [BR118] [BR119] [BR120]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 14 15 16 17 18 19 20 21 22 23 24 25 26 27	$\begin{array}{c} \mbox{PARTS} \ \ \ \ \ CODE \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 4 2 3 3 A C Z Z \\ \hline R R - D Z 2 2 3 3 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 4 1 0 1 A C Z Z \\ \hline R R$	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B	Block resistor ($100\Omega \times 8$) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($22K\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR101] [BR102] [BR103] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR108] [BR109] [BR109] [BR109] [BR110] [BR111] [BR112] [BR114] [BR115] [BR116] [BR117] [BR118] [BR119] [BR119] [BR120] [BR121]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 4 3 3 3 A C Z Z \\ R R - D Z 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 1 0 3 A C Z Z \\ \hline R R - D Z 4 1 0 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 1 0 1 A C Z Z \\ \hline R R - D Z 4 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 2 A C Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 2 A C Z Z \\ \hline R R - D Z 8 1 0 2 A C Z Z \\ \hline R R - D Z 8 1 0 2 A C Z Z \\ \hline R R - D Z 8 1 0 2 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 1 0 2 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - Z Z R R - Z Z 8 \\ \hline R R - Z Z R R - $	PRICE RANK A C A B A B A B A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($33K0 \times 8$) Block resistor ($33K0 \times 4$) Block resistor ($33K0 \times 4$) Block resistor (1000×2) Block resistor (1000×8)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR101] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR109] [BR109] [BR110] [BR110] [BR111] [BR112] [BR114] [BR115] [BR115] [BR116] [BR117] [BR118] [BR119] [BR120] [BR122] [BR123]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 4 & 4 & 7 & 2 & A & C & Z \\ \hline R R - D Z & 4 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 2 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline \end{array} $	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B B B B B B B B B B B B B B B B B B B	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 4$) Block resistor ($33K0 \times 4$) Block resistor ($33K0 \times 4$) Block resistor (1000×8) Block resistor	[BR2] [BR3] [BR4] [BR100] [BR100] [BR101] [BR102] [BR103] [BR103] [BR104] [BR105] [BR105] [BR105] [BR105] [BR106] [BR107] [BR107] [BR107] [BR110] [BR1112] [BR113] [BR114] [BR114] [BR115] [BR116] [BR117] [BR118] [BR119] [BR120] [BR122] [BR123] [C1]
NO. 1 2 3 4 5 6 7 8 9 10 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 4 & 4 & 7 & 2 & A & C & Z \\ \hline R R - D Z & 4 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & 0 & 1 & A & C & Z \\ \hline \end{array}$	PRICE RANK A C A B A B A A A A A A A A A A A A A A A A	NEW	RANK B C C	Block resistor (1000×8) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 2$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR104] [BR104] [BR105] [BR106] [BR106] [BR107] [BR108] [BR109] [BR109] [BR109] [BR110] [BR111] [BR112] [BR113] [BR114] [BR115] [BR116] [BR117] [BR118] [BR117] [BR118] [BR119] [BR120] [BR120] [BR121] [BR123] [C1] [C1] [C1] [C2]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 16 17 17 18 19 20 21 22 23 24 25 26 27 28 29 30 	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 4 & 4 & 7 & 2 & A & C & Z \\ \hline R R - D Z & 4 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 1 & 0 & 1 & 0 & Z \\ \hline \end{array} $	PRICE RANK AC AB AB AA AC AB AC AB AC AC AC AC AC AC AC AC AC AC AC AC AC	NEW	RANK B C C C C	Block resistor (1000×8) Block resistor ($4.7K\Omega \times 4$) Block resistor ($22K\Omega \times 4$) Block resistor ($33K\Omega \times 4$) Block resistor ($33K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($22K\Omega \times 2$) Block resistor ($33K\Omega \times 4$) Block resistor ($10K\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 2$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($100\Omega \times 8$) Block resistor ($10K\Omega \times 8$) Block resistor ($100\Omega \times 8$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR102] [BR103] [BR103] [BR104] [BR105] [BR106] [BR106] [BR107] [BR108] [BR109] [BR109] [BR109] [BR109] [BR109] [BR110] [BR111] [BR112] [BR113] [BR114] [BR115] [BR116] [BR117] [BR116] [BR117] [BR118] [BR119] [BR120] [BR120] [BR121] [BR123] [C1] [C2] [C3]
NO. 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 14 15 16 17 18 19 20 21 22 23 24 22 23 24 25 26 27 28 29 30 31 32	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z 8 & 1 & 0 & 1 & A & C & Z & Z \\ \hline R R - D Z 4 & 4 & 7 & 2 & A & C & Z & Z \\ \hline R R - D Z 4 & 2 & 3 & A & C & Z & Z \\ \hline R R - D Z 2 & 2 & 3 & 3 & A & C & Z & Z \\ \hline R R - D Z 2 & 2 & 3 & 3 & A & C & Z & Z \\ \hline R R - D Z 2 & 2 & 2 & 3 & A & C & Z & Z \\ \hline R R - D Z 2 & 2 & 2 & 3 & A & C & Z & Z \\ \hline R R - D Z 2 & 2 & 2 & 3 & A & C & Z & Z \\ \hline R R - D Z 4 & 3 & 3 & 3 & A & C & Z & Z \\ \hline R R - D Z 4 & 3 & 3 & 3 & A & C & Z & Z \\ \hline R R - D Z 4 & 3 & 3 & 3 & A & C & Z & Z \\ \hline R R - D Z 4 & 3 & 3 & 3 & A & C & Z & Z \\ \hline R R - D Z 2 & 1 & 0 & 3 & A & C & Z & Z \\ \hline R R - D Z 2 & 1 & 0 & 1 & A & C & Z & Z \\ \hline R R - D Z 2 & 1 & 0 & 1 & A & C & Z & Z \\ \hline R R - D Z 2 & 1 & 0 & 2 & A & C & Z & Z \\ \hline R R - D Z 8 & 1 & 0 & 1 & A & C & Z & Z \\ \hline R R - D Z 8 & 1 & 0 & 0 & 0 & 0 & Z & Z & Z \\ \hline R R - D Z 8 & 1 & 0 & 0 & 0 & 0 & 0 & Z & Z \\ \hline \end{array} $	PRICE RANK A C A B A B A A A A A A A C A B A A A A A C A B A A A A A A A A A A A A A A A A A A	NEW	RANK B	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($10K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor ($22K0 \times 2$) Block resistor (1000×8) Block resistor ($10K0 \times 2$) Block resistor ($10K0 \times 2$) Block resistor ($10K0 \times 8$) Block resistor (1000×8)	[BR2] [BR3] [BR4] [BR100] [BR101] [BR102] [BR103] [BR103] [BR104] [BR105] [BR105] [BR106] [BR107] [BR108] [BR109] [BR109] [BR109] [BR109] [BR109] [BR110] [BR111] [BR112] [BR113] [BR114] [BR114] [BR115] [BR116] [BR117] [BR118] [BR119] [BR119] [BR120] [BR121] [BR121] [BR121] [BR122] [BR123] [C1] [C2] [C3] [C4]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 4 2 3 3 A C Z Z \\ \hline R R - D Z 2 2 3 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 3 3 3 A C Z Z \\ \hline R R - D Z 4 1 0 3 A C Z Z \\ \hline R R - D Z 4 1 0 3 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 1 A C Z Z \\ \hline R R - D Z 2 1 0 2 A C Z \\ \hline R R - D Z 2 1 0 2 A C Z \\ \hline R R - D Z 2 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 0 1 D C Z Z \\ \hline R R - Z Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E $	PRICE RANK AC AB AB AB AA AC AB AC AB AC AB AC AC AC AC AC AC AC AC AC AC AC AC AC	NEW	RANK B C C C C C C C C C C C C	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($33K0 \times 4$) Block resistor ($10K0 \times 8$) Block resistor ($22K0 \times 2$) Block resistor (1000×2) Block resistor (1000×8) Capacitor ($16W 47\mu$ F) Capacitor ($16W 47\mu$ F) Capacitor ($16W 47\mu$ F) Capacitor ($16W 47\mu$ F)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR102] [BR103] [BR104] [BR105] [BR105] [BR106] [BR106] [BR109] [BR109] [BR109] [BR109] [BR109] [BR110] [BR110] [BR111] [BR111] [BR113] [BR114] [BR115] [BR115] [BR116] [BR117] [BR118] [BR117] [BR118] [BR119] [BR120] [BR121] [BR121] [BR122] [BR123] [C1] [C2] [C3] [C4] [C5]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 32 33 34	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 4 3 3 3 A C Z Z \\ R R - D Z 2 2 2 3 A C Z Z \\ R R - D Z 2 2 2 3 A C Z Z \\ R R - D Z 2 2 2 3 A C Z Z \\ R R - D Z 8 1 0 3 A C Z Z \\ R R - D Z 8 1 0 3 A C Z Z \\ R R - D Z 4 3 3 3 A C Z Z \\ R R - D Z 4 3 3 3 A C Z Z \\ R R - D Z 4 3 3 3 A C Z Z \\ R R - D Z 4 1 0 3 A C Z Z \\ R R - D Z 4 1 0 3 A C Z Z \\ R R - D Z 2 2 2 3 A C Z Z \\ R R - D Z 4 3 3 3 A C Z Z \\ R R - D Z 4 1 0 3 A C Z Z \\ R R - D Z 2 1 0 1 A C Z Z \\ R R - D Z 2 1 0 1 A C Z Z \\ R R - D Z 2 1 0 2 A C Z Z \\ R R - D Z 2 1 0 2 A C Z \\ R R - D Z 2 1 0 3 A C Z Z \\ R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 8 1 0 0 1 D C Z Z \\ R R - D Z 8 1 0 0 1 D C Z Z \\ R R - D Z 8 1 0 0 1 D C Z Z \\ R R - D Z 8 1 0 0 1 D C Z \\ R C - E Z 1 0 0 1 D C Z Z \\ R C - E Z 1 0 0 1 D C Z Z \\ R C - E Z 1 0 0 1 D C Z Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z \\ R C - E Z 1 0 0 1 D C Z \\ R C - E Z \\ R C - E Z \\ R C - E Z \\ R C - E Z \\ R C - E Z \\ R C - E Z \\ R C - E Z \\ R C - E Z $	PRICE RANK AC AB AB AB AA AC AB AC AB AA AA AC AB AA AA AC AC AA AC AC AC AC AC AC AC AC	NEW	RANK B C	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($33K0 \times 4$) Block resistor ($10K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor (1000×2) Block resistor (1000×8)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR100] [BR102] [BR103] [BR103] [BR104] [BR105] [BR106] [BR106] [BR106] [BR106] [BR106] [BR107] [BR108] [BR108] [BR110] [BR110] [BR111] [BR112] [BR113] [BR114] [BR114] [BR115] [BR116] [BR117] [BR116] [BR117] [BR118] [BR120] [BR121] [BR121] [BR123] [C1] [C2] [C3] [C4] [C5] [C6]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 2 3 3 3 A C Z Z \\ R R - D Z 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 0 1 D C Z Z \\ \hline R R - D Z 8 1 0 0 1 D C Z Z \\ \hline R R - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - $	PRICE RANK AC AB AB AB AA AC AB AC AB AA AA AC AB AA AA AC AB AA AA AC AB AA AC AB AA AC AB AA AC AB AA AA AC AB AA AA AC AB AB AA AA AA AA AC AB AB AA AA AA AA AA AA AA AA AA AA AA	NEW	RANK B C	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($32K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor (1000×2) Block resistor (1000×8) Block resistor ($10K0 \times 2$) Block resistor ($10K0 \times 2$) Block resistor ($10K0 \times 8$) Block resistor (1000×8) Capacitor ($16WV 47_{\mu}F$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR100] [BR102] [BR103] [BR103] [BR105] [BR105] [BR106] [BR106] [BR106] [BR107] [BR108] [BR108] [BR109] [BR110] [BR110] [BR111] [BR111] [BR114] [BR115] [BR116] [BR117] [BR116] [BR117] [BR116] [BR117] [BR118] [BR120] [BR120] [BR121] [BR122] [BR123] [C1] [C2] [C3] [C4] [C5] [C6] [C7]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 35 36 35 36	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 4 & 4 & 7 & 2 & A & C & Z \\ \hline R R - D Z & 4 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 4 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 3 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 2 & 3 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 2 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 8 & 1 & 0 & 1 & A & C & Z \\ \hline R R - D Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R R - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline R C - E Z & 1 & 0 & 0 & 1 & D & C & Z \\ \hline \end{array}$	PRICE RANK AC AB AB AA AA AC AB AC AB AA AA AA AC AC AAB AA AA AC AC AC AC AC AC AC AC AC AC AC	NEW	RANK B C	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($33K0 \times 4$) Block resistor ($10K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor (1000×2) Block resistor (1000×8)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR100] [BR102] [BR103] [BR103] [BR104] [BR105] [BR106] [BR106] [BR106] [BR106] [BR106] [BR107] [BR108] [BR108] [BR110] [BR110] [BR111] [BR112] [BR113] [BR114] [BR114] [BR115] [BR116] [BR117] [BR116] [BR117] [BR118] [BR120] [BR121] [BR121] [BR123] [C1] [C2] [C3] [C4] [C5] [C6]
NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 35 36 35 36	$\begin{array}{c} \mbox{PARTS} & \mbox{CODE} \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ R R - D Z 4 4 7 2 A C Z Z \\ R R - D Z 4 2 3 A C Z Z \\ R R - D Z 2 3 3 3 A C Z Z \\ R R - D Z 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 2 2 2 3 A C Z Z \\ \hline R R - D Z 8 3 3 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 3 A C Z Z \\ \hline R R - D Z 8 1 0 1 A C Z Z \\ \hline R R - D Z 8 1 0 0 1 D C Z Z \\ \hline R R - D Z 8 1 0 0 1 D C Z Z \\ \hline R R - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - E Z 1 0 0 1 D C Z Z \\ \hline R C - $	PRICE RANK AC AB AB AB AA AC AB AC AB AA AA AC AB AA AA AC AB AA AA AC AB AA AC AB AA AC AB AA AC AB AA AA AC AB AA AA AC AB AB AA AA AA AA AC AB AB AA AA AA AA AA AA AA AA AA AA AA	NEW	RANK B C	Block resistor (1000×8) Block resistor ($4.7K0 \times 4$) Block resistor ($22K0 \times 4$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($33K0 \times 2$) Block resistor ($22K0 \times 2$) Block resistor ($32K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor ($10K0 \times 8$) Block resistor (1000×2) Block resistor (1000×8) Block resistor ($10K0 \times 2$) Block resistor ($10K0 \times 2$) Block resistor ($10K0 \times 8$) Block resistor (1000×8) Capacitor ($16WV 47_{\mu}F$)	[BR2] [BR3] [BR4] [BR100] [BR100] [BR100] [BR102] [BR103] [BR103] [BR105] [BR105] [BR106] [BR106] [BR106] [BR107] [BR108] [BR108] [BR109] [BR110] [BR110] [BR111] [BR111] [BR114] [BR115] [BR116] [BR117] [BR116] [BR117] [BR116] [BR117] [BR118] [BR120] [BR120] [BR121] [BR122] [BR123] [C1] [C2] [C3] [C4] [C5] [C6] [C7]

13 PC-6220 Main PWB unit sehozeocoA@laitotam gablos 9 8730-30

NO.	PARTS CODE: 0 -	PRICE			DESCRIPTION	1.02
39 V (CCCTV1HH470J	AA		C.	Capacitor (50WV 47PF) (1 _ // _ A _ A A A _ A A A A _ A	_[C10
	CKYTV1EF104Z	AA		C	Capacitor (25WV 0.10µF) O C A CAL NAVA PERIODA	[C10
	CCCTV1HH470J	AA		C	Capacitor (50WV 47PF)	[C10
_42_V.	CKYTV1HB102K	A_A		C ()	Capacitor (50WV 1000PF)	[C10
43 V (CKYTV1EF104Z	A A		С.,	Capacitor (25WV 0.10µF)	[C10
	<u>CKYTV1EF104Z</u>	AA		<u>c_</u> _	Capacitor (25WV 0.10µF)	
	<u> </u>	<u> </u>		C	Capacitor (25WV 0.10µF) 0 LADA SARADA SARADA	
	<u> </u>	A A		<u>C</u>	Capacitor (25WV 0.10µF) O	<u>[C10</u>
	<u>CKYTV1EF104Z</u>	<u> </u>		<u>C</u>	Capacitor (25WV 0.10µF)	<u> [C10</u>
48 V (<u>CKYTV1EF473Z</u>	<u> </u>		<u>č</u>	Capacitor (25WV 0.047µF)	<u>[C10</u>
	<u>C K Y T V 1 E F 1 0 4 Z</u> C K Y T V 1 E F 1 0 4 Z	<u> </u>		<u>C</u>	Capacitor (25WV.0.10µF)	<u>[C11</u>
	CKYTV1EF1042 CKYTV1EF104Z			с С	Capacitor (25WV 0.10μF) (Capacitor (25WV 0.10μF) (250 μ 31 μ 20 μ 31 μ 31 μ 31 μ 31 μ 31 μ 31 μ 31 μ 3	[C11 [C11
	CKYTV1EF104Z	AA		<u>c</u>	Capacitor (25WV 0.10μF)	[C11
	CKYTV1H8102K			C	Capacitor (50WV 1000PF)	[C11
	CKYTV1HB102K	A A		č	Capacitor (50WV 1000PF)	[C11
	CKYTV1HB102K	AA		C	Capacitor (50WV 1000PF)	
	CKYTV1EF104Z	AA		C	Capacitor (25WV 0.10µF) 0 20 20 20 20 3 3 20 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2	
57 V (CKYTV1EF104Z	A A		C	Capacitor (25WV 0.10µF) V VA , STORISULADAS.	° [C11
	CKYTV1EF104Z	AA		C	Capacitor (25WV. 0.10µF)	C11
59 V (CSAPJ1AE106M	A E		C		2[012
	<u>CKYTVIEF104Z</u>	<u> </u>		C	Capacitor (25WV 0.10µF)	
	CCCTV1HH220J	<u>A A</u>		C	Capacitor (50WV 22pF)	_[C12
	<u> </u>	<u>AA</u>		<u>c</u>	Capacitor (50WV 22pF) 0 IA BAUADDA (Dar 1	
	<u> </u>	<u> </u>		<u>c</u>	Capacitor (50WV 1000PF)	<u>[C12</u>
	CKYTV1HB102K	AA		<u><u> </u></u>	Capacitor (50WV 1000PF)	[C12
	<u>CCCTV1HH470J</u>	AA		<u>C</u>	Capacitor (50WV 47PF)	<u>[C12</u>
	<u>CCCTV1HH470J</u>	<u>A.A.</u>		<u>c</u>	Capacitor (50WV 47PF)	
	<u>C C C T V 1 H H 4 7 0 J</u> C K Y T V 1 E F 1 0 4 Z	A A A A		<u>C</u>	Capacitor (50WV 47PF)	<u>[C13</u> [C13
	CKYTV1HB102K			<u>c </u>		[C13
	CKYTV1EF104Z	AA		<u>c</u>	Capacitor (50WV 1000H) ///3 2 20.01 (20.75) ([C13
	CKYTV1EF1042	AA		C		· [C13
	CKYTV1HB102K	A A		с	Capacitor (50WV 1000PF)	[C13
	<u>CKYTV1HB102K</u>			C	Capacitor (50WV 1000PF)	[C13
	CKYTV1EE104Z	AA		C	Capacitor (25WV 0.10µF)	[C13
	CKYTV1EF104Z	AA		č	Capacitor (25WV 0.10µF)	[C13
	CKYTV1EF104Z	AA		C	Capacitor (25WV 0.10µF)	_[C14
	CKYTV1EF104Z	AA		C	Capacitor (25WV 0.10µF)	[C14
	CKYTV1HB102K	A A		C	Capacitor (50WV 1000PF)	[C14
	CKYTV1EF104Z	AA	3.2.2.1.1	<u>C</u>	Capacitor (25WV 0.10µF) 2006 2020 1 2007 1 2	[C14
	CKYTV1HB102K	A A		C	Capacitor (50WV 1000PF) Contract A 2001 (2004)	[C14
	CKYTV1HB102K	A A		<u>c_</u>	Capacitor (50WV 1000PF)	[C14
	<u>CKYTV1HB102K</u>	<u> </u>		<u>c</u>	Capacitor (50WV 1000PF)	<u>[C15</u>
	<u>CCCTV1HH470J</u>	A A		<u>c</u>	Capacitor (50WV 47PF)	
	<u>CKYTVIEF104Z</u>	AA		<u>C!</u>	Capacitor (25WV 0.10µF)	
	CKYTVIEF104Z	<u> </u>		<u>C</u>	Capacitor (25WV 0.10μF) Capacitor (25WV 0.10μF)	
	CCTVIEF104Z			<u>C</u>		
	<u>CCCTV1HH101J</u> CCCTV1HH101J			C C	Capacitor (50WV 100PF)	
	CCCTV1HH101J			C		[C15
	CCCTV1HH101J	A.A.		C	Capacitor (SOWV 100PF)	
	CCCTV1HH101J	AA		Ċ		[C15
	CCCTV1HH101J	AA		C	Capacitor (SOWV 100PF) 3 1 AV SACA POSSING	
	CCCTV1HH101J	AA		C		[C16
	CCCTV1HH101J	A A		C	Capacitor (SOWV 100PF)	[016
	CCCTV1HH101J	A.A.		C	Capacitor (50WV 100PF)	
	CCCTV1HH101J	AA		C	Capacitor (50WV 100PF)	
	CCCTV1HH470J	AA .		С	Capacitor (50WV 47PF)	
98 V.(CCCTV1HH470J	AA		C	Capacitor (50WV 47PF)	
	<u> </u>	A A		Ċ	Capacitor (50WV 47PF)	[C16
	<u>CKYTV1EF104Z</u>	A.A		<u>C</u>	Capacitor (25WV 0.10μF)	
	<u> </u>	AA.		<u>C</u>	Capacitor (50WV 47PF)	
	CKYTV1HB102K	<u>AA-</u>		<u> </u>	Capacitor (50WV 1000PF)	[617
	<u> </u>	<u> </u>		<u>C</u>	Capacitor (25WV 0.10μF)	
	<u>CKYTV1HB102K</u>	A.A.		<u>C.</u>	Capacitor (50WV 1000PF)	
	<u>CKYTV1HB102K</u>	<u>AA</u>		<u>c</u>	Capacitor (50WV 1000PF) Capacitor (25WV 0.10µF)	[C17
	<u>CKYTV1EF104Z</u>	<u>. A A.</u>		<u>C</u>		L
	<u>CKYTV1EF104Z</u> C-SZ1001DCZZ	<u>AA</u>		C	Capacitor (25WV 0.10μF) Capacitor (16WV 33μF)	[C17
	C-SZ1001DCZZ	AD		<u>c</u>	Capacitor (16WV 33μ F) Capacitor (16WV 33μ F)	[C17
	C-SZ1001DCZZ	AD		C	Capacitor (16WV 33μ F)	C17
	C-SZ1001DCZZ	AD		C	Capacitor (16WV 33μ F)	
	CKYTV1EF223Z	AD		C	Capacitor (10WV $SS\mu$ F)	
	CKYTV1HB102K	AA		C	Capacitor (20WV 0.022µF)	[C18
	CKYTV1EF104Z	A A	the second second second second second second second second second second second second second second second s		Capacitor (25WV 0.10µF)	-
	CCCTV1HH221J	AA		0		[C18
	CKYTV1HB102K	AA		Č.	Capacitor (SOWV 1000PF)	
	CCCTV1HH221J	AA		C	Capacitor (50WV 220PF)	
117 V (

13 PC-6220 Main PWB unit

- . . .

NO.	PARTS CODE	PRICE	NEW	PART RANK	DESCRIPTION	
119	VCCCTV1HH221J	AA	F	C	Capacitor (50WV 220PF)	[C187]
120	VCCCTV1HH221J	A A A A	<u>↓</u>	<u> </u>	Capacitor (50WV 220PF)	[C188]
121	VCCCTV1HH221J VCCCTV1HH221J	AA	f∱	<u> </u>	Capacitor (50WV 220PF) Capacitor (50WV 220PF)	[C189] [C190]
	VCCCTVIHH221J	AA		č	Capacitor (50WV 220PF)	[C191]
		AA		C	Capacitor (50WV 220PF)	[C192]
	VCCCTV1HH221J	A A	ł	<u> </u>	Capacitor (50WV 220PF)	[C193]
	<u>VCCCTV1HH221J</u> VCKYTV1EF104Z	<u> </u>	╉───╉	<u>с</u> с	Capacitor (50WV 220PF) Capacitor (25WV 0.10µF)	[C194] [C195]
	VCKYTQ1EF474Z	AB	<u>+</u>	č	Capacitor (25WV 0.47µF)	[C196]
129	QCNCW1012DCCJ	AW		С	Connector (120pin)	[CN1]
	QCNCM1148AC6H	AN	<u> </u>	C	Connector_(68pin)	[CN2]
	QCNCW1004DC2B QCNCW1004DC2B	AG	├───┼	C C	Connector (22pin)	[CN3A] [CN3B]
	QCNCM2354SC1D	AF	╞────┼─	C C	Connector (14pin)	[CN4]
	QCNCW2370SC0i	AD		С	Connector (9pin)	[CN5]
	QCNCM1013DC5J	AR		<u> </u>	Connector (50pin)	[CN6]
	QCNCM1013DC5J QCNCW1014DC2D	AR		C C	Connector (50pin)	[CN7] [CN8]
	QCNCM1013DC5J	AR	┟──┈─┟	č	Connector (50pin)	[CN9]
139	QCNCW1012DC2F	AT		С	Connector (26pin)	[CN10]
	QCNCM1022DC0i	AK		C	Connector (9pin)	[CN11]
	<u>QCNCM2572RC1E</u> QCNCM1015DC0B	AD AB	╉━┉─┼	<u> </u>	Connector (15pin) Connector (2pin)	[CN12] [CN13]
	QCNCM1015DC0B QCNCM2572RC0B	AB	╆╍──┼		Connector (2pin)	[CN13] [CN14]
	QCNCW2370SC1J	AE		C	Connector (10pin)	[CN15]
	QCNCM1023DC0C	AB		В	Connector (3pin)	[CN16]
	<u>VHDMA721///-1</u> VHD1SS332//-1	A C A B	┝	B	Diode (MA721)	[D100]
		AC	<u> </u>	B	Diode (1SS332) Diode (MA721)	<u>[D101]</u> [D102]
	VHDMA724///-1	AD		B	Diode (MA724)	[DA100]
	VHDMA724///-1	AD		В	Diode (MA724)	[DA101]
	<u>VHDMA724///-1</u>	AD		B	Diode (MA724)	[DA102]
	VHDMA724///-1 VHDMA724///-1	A D A D		<u>в</u>	Diode (MA724)	[DA103] [DA104]
	VHDMA724///-1	AD	┝━┈┈┟╴	B	Diode (MA724)	[DA105]
	VHDMA724///-1	AD		В	Diode (MA724)	[DA106]
	<u>QSW-Z1008DCZZ</u>	AH		8	Dip switch	[Dipsw1]
	<u>R C Õ R F 1 0 0 3 A C Z Z</u> R C Õ R F 1 0 0 3 A C Z Z	AB		<u> </u>	Core (BLM41A01) Core (BLM41A01)	[FB100] [FB101]
	RCORF1003ACZZ	AB		č	Core (BLM41A01)	[FB102]
	RCORF1003ACZZ	AB		С	Core (BLM41A01)	[FB103]
	RCORF1003ACZZ	AB		C C	Core (BLM41A01)	[FB104]
	<u> </u>	A B A B		č	Core (BLM41A01) Core (BLM41A01)	[FB105] [FB106]
164	RCORF1003ACZZ	AB	<u>~</u>	Č.	Core (BLM41A01)	[FB107]
	RCORF1003ACZZ	AB		C	Core (BLM41A01)	[FB108]
	<u>RCORF1003ACZZ</u> RCORF1003ACZZ	A B A B		C C	Core (BLM41A01)	[FB109]
	RCORF1003ACZZ	AB		-č-	Core (BLM41A01)	[FB110] [FB111]
169	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB112]
	RCORF1003ACZZ	AB		С	Core (BLM41A01)	[FB113]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[F8114]
	RCORF1003ACZZ RCORF1003ACZZ	AB		C C	Core (BLM41A01) Core (BLM41A01)	[FB115] [FB116]
	RCORF1003ACZZ	AB		č	Core (BLM41A01)	[FB117]
175	RCORF1003ACZZ	AB		C	Core (BLM41A01)	[FB118]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB119]
	RCORF1003ACZZ RCORF1003ACZZ	A B A B			Core (BLM41A01)Core (BLM41A01)	[FB120] [FB121]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB122]
180	RCORF1003ACZZ	AB		C	Core (BLM41A01)	[FB123]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB124]
	<u>R C O R F 1 0 0 3 A C Z Z</u> R C O R F 1 0 0 3 A C Z Z	AB			Core (BLM41A01)	[FB125] [FB126]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB127]
185	RCORF1003ACZZ	AB		C	Core (BLM41A01)	[FB128]
	RCORFIDOJACZZ	AB	<u> </u>		Core (BLM41A01)	[FB129]
	<u>R C O R F 1 D 0 3 A C Z Z</u> R C O R F 1 0 0 3 A C Z Z	A B A B			Core (BLM41A01)	[FB130] [FB131]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB132]
190	RCORF1003ACZZ	AB		C	Core (BLM41A01)	[FB133]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB134]
	<u>R C Õ R F 1 0 0 3 A C Z Z</u> R C Õ R F 1 0 0 3 A C Z Z	AB			Core (BLM41A01)	(FB135)
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB136] [FB137]
	RCORF1003ACZZ	AB			Core (BLM41A01)	[FB138]
	RCORF1003ACZZ	AB		С	Core (BLM41A01)	[FB139]
	R C O R F 1 0 0 3 A C Z Z R C O R F 1 0 0 3 A C Z Z	A B A B			Core (BLM41A01)	[FB140]
120	NUUNFIUUSAUZZ	ND		<u> </u>	Core (BLM41A01)	[FB141]

13 PC-6220 Main PWB unit

[3] PC-6220 Main PWB unit

1	NO.	PARTS CODE	PRICE	MARK	PART	JA DES	CRIPT	IONECCO BUDAS	.0И
		RCORF1003ACZZ	AB		С	Core (BLM41A01) (14.1)	A.T.	<u> 11335555555</u>	[FB142]
		VHIKM41C464-1	AQ		B	IC (KM41C464)		<u> </u>	
		VH i KM 4 1 C 4 6 4 - 1 VH i SC 1 4 6 8 1 8 P 1	A Q A W		B	IC (KM41C464) RTC(Real time clock) (SC146818P1)	$\frac{ AA }{ AA }$	<u>-1121111111111111111111111111111111111</u>	<u>) </u>
-	202		AD		B	TC (TC74AC10)	I JA I		
<u>]</u>			AQ	· · ·	В	IC (KM41C464)	1 AA	UCINEMEVIUS	
	205	VHiKM41C464-1	ΑQ		В	IC (KM41C464)	A A	UTESERIALDO	0 V [IC6]
	_	VH i 3 JD 2 CA 1 A - 1	AU		B	IC (3JD2CA1A)	<u>, </u>	<u>1133398 V240</u>	
<u>1</u>	207	VH = 80C52N//-1	A Z		8	-IC (80C52N)		· · · · · · · · · · · · · · · · · · ·	[108]
ł		VH i KM 4 1 C 4 6 4 - 1 VH i KM 4 1 C 4 6 4 - 1	A Q A Q		B (IC (KM41C464) Sector (C) O <tho< th=""></tho<>		<u>-386833225782</u> -1000073301127	<u> 0 / 1 [IC9]</u> いり[IC10]
h		VHILZ95H22/-1	AZ		B	IC (LZ95H22)	71.4		
;	. 211	VH180C286/-12	BP		В	IC (80C286) Constant O O	I DA I		
Ì	_	<u>VHIKM41C464-1</u>	AQ		В	IC (KM41C464) (1903) (1 1	1 33	<u>- 88.582 63 508 5</u>	
ļ.		VHIKM41C464-1	A Q		B	IC (KM41C464) (1948), 0 (1 14 1		<u> [IC14] </u>
		<u>VHITC74AC374F</u> VHITC7S04FTPR	AK AC		B	IC (TC74AC374) (33-2) (3-2)		<u>+00233322245</u>	[IC15] [IC16]
i.		VH1518128AFL8	BC		B	IC (518128AFL8)	1 2 4 1	LEOGEL SILES	
		VH i 5 18128AFL8	ВC		В	IC (518128AFL8)	1921	Reversered to the second	
1		VHISN74HC238S	AF		B	IC (SN74HC238)	2.7	<u>edatéisee</u>	
÷			AH		B	IC (74HCT373MF)	<u> [] </u>		
1 -		VH i 8 0 C 4 2 G / / - 1 VH i S C 9 8 8 9 B / - 1	A T B P		<u>B</u>	SUB CPU (80C42G) (2011) IC (SC9889B) (2012) (2012)	1071	<u>- 1905 189 12-14</u>	
;	222	VH1518128AFL8	BC		B	IC (518128AFL8) and Q 3	1 3 7 1	HOOGUIDIMIN	
{		VH1518128AFL8	BC		В	IC (518128AFL8) and (2)	AL	AJJAXXINMJJ.	
	224	VH 174AC11238N	AM		B	IC (74AC11238)::::::::::::::::::::::::::::::::::::	1 3 4 1	1108814354	
		<u>VHISN74HC27NS</u> VHISN74HC02NS	AC		B	IC (SN74HC27) (19/10) (10/10)	3/	<u>000860:800</u>	
		VH i 8 2 C 4 5 5 R 4 - 1	AC BY		B	IC (SN74HC02)1: d. d.i	<u>AC</u>	<u>1</u>	
	_	VHISN74HC04NS	AC		B	IC (SN74HC04)	- <u>08 -</u> - 08 -	BRAZELAN T	
1 [QSOCZIOO2DCZZ	AK	N	С	IC socketa data and a	UA	L. Alta Alta	
		VHISC9871//-1	BC		B	IC (SC9871)	A	<u>i stradu</u>	
1	231	VH i SN 7 4 H C T 2 4 5	AF		8		<u> </u>		
i 1		<u>RCNVD1001DCZZ</u> VH i SN 7 4 HC 0 8 DB	A T A C	N	<u> </u>	Converter (NNSA0505CA)		<u> </u>	
in: t		VHISN74HC08DB	AC		B	IC (SN74HC08)			
i i		VHISN74HC08DB	AC		В	IC (SN74HC08) (10.571) (10.1	<u>na</u>	1 1. A. 2 A. 2 A. 2 A. 2	
į .		VHITC7S32FTPR	AC		В	IC (TC7S32FTPR)	1 11 8		C[IC100]
		VHITC7S08FTPR	AC		<u>_B</u>	IC (TC7S08FTPR)			[IC101]
: ·	and the second second second second second second second second second second second second second second second	<u>VHISN74HC27NS</u> VHISN74HC02NS	A C A C		B	IC (SN74HC27)			<u>ः [IC102]</u> [IC103]
		VHIALS38ANS//	AE		B	IC (ALS38NS)	57	<u>- NADIE 00 2 2 44</u>	
	241	<u>VHITC74AC174F</u>	AG		В	IC (TC74AC174)	- 1. A		<i>∂ ⊧.</i> [iC105]
<u>ا</u> ، ا		VHITC74AC541F	AL		B	IC (TC74AC541). 540	: 27	<u> </u>	
۰,	243	VH	AC		<u> </u>	IC (SN74HC30)			<u>[IC107]</u> 기[IC108]
	245	VH 1 5 1 8 1 2 8 A F L 8	BC		В	IC (518128AFL8)	I GA I	<u>- 1202010101305</u>	
		VH1518128AFL8	ВC		_8 .	IC (518128AFL8)	<u>d.</u> V		2 /[IC110]
i. Je		VHISN74HCT245	AF		<u> </u>	IC (SN74HCT245)	1 8 8		
: 		VH: 518128AFL8	BC BC		B	IC (518128AFL8) (apd) a IC (518128AFL8) (a	<u> 2A </u>	<u>-8608-842145</u> 	<u>: :[[C112]</u> : :[[C113]]
		VH i 5 1 8 1 2 8 A F L 8 VH i SN 7 4 H C T 2 4 4	AF		B	IC (SN74HCT244) (40)	<u>d d d d</u>	<u>XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX</u>	
: 1 f		VHIUPD4714GT1	AW		В	IC (UPD4714)	2.8	STREET AND AND AND AND AND AND AND AND AND AND	
		VHITC7S32FTPR	AC		B	IC (TC7S32FTPR) 1867	1 1 1	<u>- 10 - 10 - 19 - 19 - 1</u>	[IC117]
		RCiLZ1003DCZZ	AC	•·····	B	Coil 14 11 11 11 14 913C 0	<u> </u>	<u>- (()) () () () () () () () () () () () (</u>	
		<u>VHPGL3ED8//-1</u> VHPGL3HD44/-1	AC AB		8	Photo transistor (GL3ED8) Photo transistor (GL3HD44)	<u> 6A .</u> 8A .	<u></u>	<u>- 2 [LED1]</u> - 2 [LED2]
		VHPGL3EG44/-1	AA		В	Photo transistor (GL3EG44)	. 8.1	550 <u>550</u> 21155	<u>) / [LED3]</u>
	257	VHPGL3EG44/-1	AA		В	Photo transistor (GL3EG44)	1 6 <u>7</u> 1	いちないかくやくしきがな。	[LED4]
: }		VHPGL3EG44/ -1	A A		B	Photo transistor (GL3EG44))		A DA LAN	
		<u>VHPGL3EG44/-1</u> VHPGL3EG44/-1	<u> </u>		B	Photo transistor (GL3EG44)		<u>-2302222110</u> - <u>230222</u> -102	[LED6]
(ni		VHPGL3EG44/-1	AA		B	Photo transistor (GL3EG44)		Carlos Carlos Carlos Carlos	[LED8]
		V S 2 S C 2 0 2 1 - R S C	AF		В	Transistor (2SC2021-RSC)	Jax],	人名意马 化石油 非正式	[Q1]
		VSDTC114YK/-1	AC		B	Transistor (DTC114YK)			
		VSDTA114YK/-1	AC		8	Transistor (DTA114YK)		<u></u>	
		<u>VSDTA114YK/-1</u> VSDTA144EK/-1	A C A C		<u> </u>	Transistor (DTA114YK)	<u>- 98 </u> 93		<u>[Q103]</u> [Q104]
		VSDTC114YK/-1	AC		B	Transistor (DTC114YK)		- <u>x X D A - 2 0 1 9 5 0</u>	
	268	VRS-TS2AD223J	AA		C	Resistor (1/10W 22K0 ±5%)	1. 3 A _ (<u> </u>	[R100]
1		VRS-TS2AD565J	A A		C	Resistor (1/10W 5.6M0 ±5%)	1	<u> </u>	[R101]
		VRS-TS2AD154J	A A	<u> </u>	C C	Resistor (1/10W 150K0 ±5%)	1 1	ADUARDER IN NATIONALIER IN	[R102] [R103]
		<u>V R S – T S 2 A D 1 0 2 J</u> V R S – T S 2 A D 2 2 3 J	<u> </u>		C C	Resistor (1/10W 1.0KΩ ±5%) Resistor (1/10W 22KΩ ±5%)	<u>. 18 </u> 1 02		[R103]
		VRS- <u>TS2AD223J</u>	AA		C C	Resistor (1/10W 22K $\Omega \pm 5\%$)	T DA	ANDAR 19 20	[R105]
1	274	VRS-TS2AD223J	AA		С	Resistor (1/10W 22K0, ±5%)			[R106]
	275	VRS-TS2AD223J	AA		C	Resistor (1/10W 22K0 ±5%)	1201	<u>3333 3313 37</u>	
		VRS-TS2AD223J	<u> </u>		C C	Resistor (1/10W 22KΩ ±5%)		<u>-11031000000000000000000000000000000000</u>	
		V R S – T S 2 A D 2 2 3 J V R S – T S 2 A D 2 2 3 J	<u> </u>			Resistor (1/10W 22KΩ ±5%) Resistor (1/10W 22KΩ ±5%)		<u>in an fais an stair an stair a</u> The stair an stair a stair a stair a	

13 PC-6220 Main PWB unit

NO. PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION	
279 V R S - T S 2 A D 2 2 3 J	AA	MARA		Resistor (1/10W 22K0 ±5%)	[01117]
213 VR 3 - 1 3 2 AU 2 2 3 J		+	C		[R111]
280 V R S - T S 2 A D 3 3 2 J	AA	<u>+</u>	C	Resistor (1/10W 3.3K0 ±5%)	[R112]
281 V R S - T S 2 A D 3 3 2 J	AA	f	<u> </u>	Resistor (1/10W 3.3K0 ±5%)	[R113]
282 V R S - T S 2 A D 1 0 3 J	A A		C	Resistor (1/10W 10KΩ ±5%)	<u>[R114]</u>
283 RC i L Z 2 0 8 7 S C Z Z	AB	l	<u> </u>	Coil (BLM41A04)	[R115]
284 RCiLZ2087SCZZ	AB	I	C	Coil (BLM41A04)	<u>[R116]</u>
285 V R S - T S 2 A D 4 7 0 J	A A	_	C	Resistor (1/10W 470 ±5%)	[R117]
286 V R S - T S 2 A D 1 0 1 J	A A		C	Resistor (1/10W 1000 ±5%)	[R118]
287 V R S - T S 2 A D 1 0 1 J	AA		С	Resistor (1/10W 1000 ±5%)	[R119]
288 V R S - T S 2 A D 4 7 0 J	AA		Ĉ	Resistor (1/10W 470 ±5%)	[R120]
289 V R S - T S 2 A D 1 0 3 J	AA		С	Resistor (1/10W 10K0 ±5%)	[R121]
290 V R S - T S 2 A D 1 0 3 J	AA		С	Resistor (1/10W 10K0 ±5%)	[R122]
291 V R S - T S 2 A D 3 3 1 J	AA	1	С	Resistor (1/10W 3300 ±5%)	[R123]
292 V R S - T S 2 A D 5 6 2 J	AA	1	С	Resistor (1/10W 5.6K0 ±5%)	[R124]
293 V R S - T S 2 A D 1 0 2 J	AA	<u> ···</u>	Ċ	Resistor (1/10W 1.0K Ω ±5%)	[R125]
294 V R S – T S 2 A D 1 0 4 J	AA		Č	Resistor (1/10W 100K $\Omega \pm 5\%$)	[R126]
295 V R S - T S 2 A D 2 7 3 J	AA		c	Resistor (1/10W 27K0 \pm 5%)	[R127]
296 VRS-TS2AD152J	ÂÂ	ł	C C		
				Resistor (1/10W 1.5K0 ±5%)	[R128]
297 V R S - T S 2 A D 3 3 2 J	A A	├ ───	<u> </u>	Resistor (1/10W 3.3K0 ±5%)	[R129]
298 V R S - T S 2 A D 4 7 2 J	A A		C	Resistor (1/10W 4.7KΩ ±5%)	[R131]
299 V R S - T S 2 A D 1 5 3 J	AA		C	Resistor (1/10W 15KΩ ±5%)	[R132]
300 V R S - T S 2 A D 4 7 3 J	AA	-	C	Resistor (1/10W 47KΩ ±5%)	<u>[R134]</u>
301 V R S - T S 2 A D 4 7 2 J	A A	 	C	Resistor (1/10W 4.7KQ ±5%)	[R135]
302 V R S - T S 2 A D 1 0 1 J	A A		С	Resistor (1/10W 1000 ±5%)	[R136]
303 QSW-S1005DCZZ	AD	N	В	Slide switch	[SW1]
304 Q T A N Z 6 6 3 2 R C Z Z	AA	N	С	Pin	[TPGND]
305 Q T A N Z 6 6 3 2 R C Z Z	AA	N	C	Pin	[TPTP]
306 RCRSP1003CCZZ	AT	[В	Crystal (32KHz)	[X1]
307 RCRSZ1001DCZZ	AP	N	В	Crystal (14.318MHz)	[X2]
308 R C R S Z 1 0 0 2 D C Z Z	AP	N	B	Crystal (23.9616MHz)	[X3]
309 R C R S Z 1 0 0 4 D C Z Z	AP	N	В	Crystal (28.322MHz)	[X_4]_
310 R C R S Z 1 0 0 3 D C Z Z	AP	N	В	Crystal (25.175MHz)	[X5]
311 PSHEZ1037ACZZ	AA		- C	Sheet	[//0]
312 LHLDZ1001DCZZ	AD		c	LED holder	
313 X B B S D 2 0 P 0 6 0 0 0	AA		- C	Screw (2×6)	
			C	Resistor (1/4W 1KQ ±5%)	
<u>314 V R D - H T 2 E Y 1 0 2 J</u>	AA		<u></u>	Resistor (1/4W IRL 10%)	
	1				
901 CPWBY 1 0 0 7 DC 0 1	**	<u>N</u>	<u> </u>	Main PWB unit	
·	1				
		L			
14 PC-6220 VR PW	<u>B uni</u>	t			
NO. PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION	
				Capacitor (16WV 33µF)	[C]
	AD				
2 QCNW-1009DCZZ	AF	L	<u> </u>	VR cable	[CNA]
3 QCNW-1010DCZZ	A D		C	INV cable	[CNB]
4 VRD-RC2EY104G	AA		<u> </u>	Resistor (1/4W 100K0 ±2%)	<u>[R1]</u>
5 VRD-RC2EY183G	A A		<u></u>	Resistor (1/4W_18KΩ ±2%)	[R2]_
<u>6 QSW-S1444CCZZ</u>	AD		B	Slide switch	[SW]
7 VHSDTND104J4M	AC		<u> </u> B	Thyristor	(TH)
8 RVR-B5400QCZZ	AE		8	Variable resistor (50KΩ)	[VR1]
9 R V R - B 2 3 0 0 Q C Z Z	AE		8	Variable resistor (2KQ)	[VR2]
10 VHERD3 0 EL 1/-1	AA		В	Zener diode (RD30EL1)	[ZD]
(Unit)					·····
901 CPWBF1019DC01	AZ	N	E	VR PWB unit	
	1				
	1				
	1				
15 PC-6220 Power s					
	21 MAIN	110011			

15 PC-6220 Power suply unit

.

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION	
1	0 B R 2 7 1 7 C N 3 / / /	AY	N	C	Wire harness	[CN3]
2	0 B R 2 7 1 7 C N 1 / / /	AT	N	С	Wire harness	[CN1]
	0 B R 2 7 1 7 J 1 0 1 / /	AK	N	С	Harness	[J101]
4	0 B R 2 7 1 7 S 1////	AT	N	В	Switch	[S1]
5	<u>0 B R 2 7 1 7 P 1////</u>	AK	N	С	Jack	[P1]
6	0 B R 2 7 1 7 A L P W B	ВŜ	N	E	PWB ass'y	
	DBR2717GLPWB/	B.P.	<u>N</u>	E.	PWB ass'y	
	(Unit)					
901	RDENC1002DCZZ	BV	N	Ε	Power supply unit	
					·	
	· · · · · · · · · · · · · · · · · · ·					

Learning and share the transfer to the strength of the

.

HID ENVE HEM OSSO-ON DH

_...

a desarra a construction de la construcción de la construcción de la construcción de la construcción de la cons

Image: Solution in the second secon	[16 I	PC-6220 ROM bo	bard	unit		Him ENYE HEM OSSO-OS ED
11 RC = 52.10 9.10 C22 A0 C Comparing (GWY 30.002) 2 47.000 2 VC CV Y V 18.10 2.5 AA C Comparing (GWY 30.002) 2 2 3 VC CV Y V 18.10 2.5 AA C Comparing (GWY 30.002) 2 2 3 VC CV Y V 18.10 2.5 AA C Comparing (GWY 30.002) 2 2 4 VC CV Y V 18.10 2.5 AA C Comparing (GWY 30.002) 2 <td< td=""><td></td><td>NO.</td><td>PARTS CODE</td><td></td><td></td><td></td><td>DESCRIPTION CONTRACTOR</td></td<>		NO.	PARTS CODE				DESCRIPTION CONTRACTOR
3 V CK Y Y V H B 10 2.K. A.A. C. C. Genezic GOW 1000Ph				AD		C	
Image: Second							
Image: Solution of the state of th							
Image: Provide the state of the st		5	VCKYTV1EF104Z				
s WHICL02EDABLC IC4001 (Except 0) IC4001 (Except 0) s WHICL02EDABLC IC4001 (Except 0) IC4001 (Except 0) s WHICL02EDABLC IC4001 (Except 0) IC4001 (Except 0) s WHICL02EDABLC IC4001 (Except 0) IC4001 (Except 0) s WHICL02EDABLC IC4001 (Except 0) IC4001 (Except 0) s WHICL02EDABLC IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0) IC4001 (Except 0) IC4001 (Except 0) s IC4001 (Except 0)			QCNCW1013DC5J	_			
Image: Second					N		
99T DUNTK10390001 BC N E ROM Load and International Action of the state of the		9				-	
Image: Construction of the second s		001		- B.C	N	-	
Image: Construct of the second seco	·	_	DUNIKIUSUDCUI	BG	N		
Image: Construction of the second s							
ID CE-621A CRT I /F PWB unit DESCRIPTION 1 VCC CT 31 HH 3 31 / AA C Capacity (SOW 330PF) C 1 VCC CT 31 HH 3 31 / AA C Capacity (SOW 330PF) C 2 VCC CT 31 HH 3 31 / AA C Capacity (SOW 330PF) C 3 VCC CT 31 HH 3 31 / AA C Capacity (SOW 330PF) C 4 VCC CT 31 HH 3 31 / AA C Capacity (SOW 330PF) C 4 VCC YT V1 E 10 42 AA C Capacity (SOW 00)pF) C 2 VCC YT V1 E 10 42 AA C Capacity (SWW 00)pF) C 3 RCC S2 10 0 10 C2 AA C Capacity (SWW 00)pF) C 3 RCC S2 10 0 10 C2 AA AA C Capacity (SWW 00)pF) C 4 RCC L2 20 8 S C2 AB C C C C C 3 RC L2 20 8 S C2 AB C C C C C 3 RC L2 20 8 S C2 AB C C C C C		1.51	·			100 No. 1	
Image: Display and the second seco		<u></u>			L		
INC. PARTS COULE PARTS ACOULE	•••	<u>1/</u> (CE-621A CR1 I/H	PW	Bun	IT 👘	add a'r ar yw yn yn yw yr yn yr yr yn yn yn yn yn yn yn yn yn yn yn yn yn
Image: Second		NO	PARTS CODE				DESCRIPTION
2 V C C C T S I HH 3 3 1 J A A C. Casector (DW V 30PF) C 3 V C S A Y T V LE F I 0 4 Z A A C. Casector (DW V 00P) C 4 V C K Y T V LE F I 0 4 Z A A C. Casector (DW V 00P) C 5 V C K Y T V LE F I 0 4 Z A A C. Casector (DW V 00P) C 6 V C K Y T V LE F I 0 4 Z A A C. Casector (DW V 00P) C 6 V C K Y T V LE F I 0 4 Z A A C. Casector (DW V 00P) C 6 V C K Y T V LE F I 0 4 Z A A C. Casector (DW V 00P) C C 7 0 C K CW I 1 4 A C 6 H A N C. C C oncettor (BW) SuPP (D) C C 10 C K CW I 1 5 2 A C I A B C. C oncettor (BW) SuPP (D) C C 11 K C I L 2 0 8 3 S C Z A B C. C one C P (D) C C P SuP (P) C C P SuP (P) C C P SuP (P) C C P C P (D) P (P) C P (D) P (P) C P (D) C P (D) P (P) C P (P) C		124-11-0			MARK		
3. V C S AP J I A E 1 0 6 M A E C: Cepacitor (10W 10µF) (10 4. V C K Y T V I E F 1 0 4 Z A A C: Cepacitor (10W 00µF) (20 6. V C K Y T V I E F 1 0 4 Z A A C: Cepacitor (10W 00µF) (20 6. V C K Y T V I E F 1 0 4 Z A A C: Cepacitor (16W 03µF) (20 6. W C K Y T V I E F 1 0 4 Z A A C: Cepacitor (16W 03µF) (20 6. W C K Y T V I E F 1 0 4 Z A C Cepacitor (16W 03µF) (20 6. W C K Y T V I E F 1 0 4 Z A C Cepacitor (16W 03µF) (20 7. W C K 1 2 2 0 8 7 S C Z A B C: Coll (20 11 W H D D 2 0 4 K / Y - 1 A C B D D D D C (20 A K / Y - 1 A C) (20	••					_	
Image: Signal		3.	VCSAPJ1AE106M	AE		C	Capacitor (10WV 10µF) [C3]
6 VCKYTV1EF104Z AA C Capacitor (10W 001eF) ////////////////////////////////////							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					Į		
B. R.C S.Z. 10.0 LD C.Z.Z. A.D. C. Capacity (16WW 33gF): I.I. I.I I.I. I.I. I	~						
TO 10 C N C W 115 2 A C 1 E A Q C D=SUB termset (15m) [Ch 11 V H DA 20 4 K // -1 A C B C Coli [Ch 12 R C 1 L 2 0 8 7 S C Z Z A B C Coli [FE 13 R C 1 L 2 0 8 7 S C Z Z A B C Coli [FE 14 R C 1 L 2 0 8 7 S C Z Z A B C Coli [FE 15 R C 1 L 2 0 8 7 S C Z Z A B C Coli [FE 16 R F 1 L N 10 0 5 D C Z Z A R N C Noise [Her (0-45C) [FE 17 V H 15 N 7 4 H G 3 2 N S A K B IC (AMBIEC) (20) [CI [CI <t< td=""><td>~</td><td>8</td><td>RC-SZ1001DCZZ</td><td>AD</td><td>[</td><td>C</td><td>Capacitor (16WV 33µF)</td></t<>	~	8	RC-SZ1001DCZZ	AD	[C	Capacitor (16WV 33µF)
TI YHDDA204K//TI AC B Dode (Da204K) TO TI2 RCIL2087SCZZ AB C Coll FE TI2 RCIL2087SCZZ AB C Coll FE TI3 RCIL2087SCZZ AB C Coll FE TI6 RFIL2087SCZZ AB C Coll FE TI6 RFIL2087SCZZ AB C Coll FE TI6 RFIL12087SCZZ AB C Coll FE TI7 VHISN74HC32X AB C Coll FE FE TI7 VHISN74HC32X AK B IC (AMBIECT6) FE FE TI7 VHISN74HC32X AA C Resister (J/10W 10KG ±5%) FE FE TI7 VHISN74HC32X AA C Resister (J/10W 15G ±5%) FE FE TI7 VHISN74HC32X AA C Resister (J/10W 15G ±5%) FE FE TI7 VHISN74AC32X AA C Resister (J/10W 15G ±5%) FE FE							
12 RC 1L 22 0 8 7 S C Z Z A B C Coli Feb 13 RC 1L 22 0 8 7 S C Z Z A B C Coli Feb 14 RC 1L 22 0 8 7 S C Z Z A B C Coli Feb 15 RC 1L 22 0 8 7 S C Z Z A B C Coli Feb 16 RF T L N 10 0 S D C Z Z A R N C Coli Feb 17 V H 15 N 3 4 H C 32 N S A K B IC (MMBIEC176) Feb Feb 19 V H 1 M 34 4 Z/-1 A L B IC (MMBIEC176) Feb							
IA PC L2 20 87 SC 22 A.B. C. Coli Coli PERF IS PC L2 20 87 SC 22 A.B. C. Coli PERF IS PC L2 20 87 SC 22 A.R. N C. Noise filter (D-45C) PERF IS PK IF IS VI A HC3 2N S A.K. B IC (CMM31EC176) PERF PERF IS V HI AM3 12 C1 7 6 // BA B IC (CM431EC176) PERF							
I5 RC IL Z 2 0 8 7 S C Z Z A B C Coli FF 16 R F IL N 10 0 5 D C Z Z A R N C Noise filer (D - 45C) (FE 17 V H I S N 7 4 H C 3 2 N S A K B 10 (C SN74HC32) (FE 18 V H I AM 8 1 E C 17 6 / B A B 10 (C AM342) (FE 19 V H I LM 3 4 Z / / -1 A L B 10 (C (LM342) (FE 20 R C I Z 10 0 3 D C Z Z A C N C Coli (4/2F) (II 21 V R S - T S 2 A D 1 0 3 J A A C Resistor (1/100 V T6L ±5%) (FE 22 V R S - T S 2 A D 1 0 3 J A A C Resistor (1/100 V 750 ±5%) (FE 23 V R S - T S 2 A D 1 0 3 J A A C Resistor (1/100 V 750 ±5%) (FE 24 V R S - T S 2 A D 1 0 3 J A A C Resistor (1/100 V 750 ±5%) (FE 25 V R S - T S 2 A D 1 3 J A A C Resistor (1/100 V 150 ±5%) (FE 26 V R S - T S 2 A D 1 5							
16 R F T L N 10 0 5 D C Z Z A R N C Noise filter (D - 45C)							
17 VH I S N 7 4 H G 3 2 N S A K B 10 (CM316C176) 10 (CM342) 18 VH I LM 3 4 Z / Z - 1 A L B 10 (CM342) 10 (CM342) 19 VH I LM 3 4 Z / Z - 1 A L B 10 (CM342) 10 (CM342) 20 R C I L Z 10 0 3 D C Z Z A C N C Coll (Z P P) 10 (CM 25%) 21 VR S - T S 2 A D 1 0 3 J A A C Resistar (J/10W 56K 0 ± 5%) 17 (DM 56K 0 ± 5%) 22 VR S - T S 2 A D 1 0 3 J A A C Resistar (J/10W 76A ± 5%) 16 (CM342) 23 VR S - T S 2 A D 1 5 J A A C Resistar (J/10W 76A ± 5%) 17 (CM 56A ± 5%) 24 VR S - T S 2 A D 1 5 J A A C Resistar (J/10W 76A ± 5%) 16 (CM342) 27 VR S - T S 2 A D 1 5 J A A C Resistar (J/10W 76A ± 5%) 17 (CM 56A ± 5%) 28 VR S - T S 2 A D 1 5 J A A C Resistar (J/10W 76A ± 5%) 17 (DM 56A ± 5%) 28 VR S - T S 2 A D 1 5 J A A C Resistar (J/10W 150A ± 5%) 17 (DM 56A ± 5%) 29 VR S - T S 2 A D 1 5 J A A		the second second second second second second second second second second second second second second second s			N	-	
19 VH 1 L M3 42 Z/Z-1 A L B 10 C (LM342) 1 20 R C L Z 1 0 0 3 0 C Z Z A C N C Coll (42F) 1 11 VR S -T S 2 A D 1 0 3 J A A C Resistor (1/10W 10K0 ± 5%) 1 1 12 VR S -T S 2 A D 1 0 3 J A A C Resistor (1/10W 10K0 ± 5%) 1 1 12 VR S -T S 2 A D 2 6 J A A C Resistor (1/10W 75G ± 5%) 1 1 12 VR S -T S 2 A D 2 6 J A A C Resistor (1/10W 75G ± 5%) 1 1 12 VR S -T S 2 A D 2 6 J A A C Resistor (1/10W 75G ± 5%) 1 1 12 VR S -T S 2 A D 1 6 J A A C Resistor (1/10W 10KG ± 5%) 1 1 12 VR S -T S 2 A D 1 6 J A A C Resistor (1/10W 10KG ± 5%) 1 1 1 12 VR S -T S 2 A D 1 6 J A A C Resistor (1/10W 10KG ± 5%) 1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>							
20 RC I L Z I 0 0 3 O C Z Z A C N C C Icolf (3/2F) 21 VR S -T S 2 A D 1 0 3 J A A C Resistor (/J10W 56KL ±5%) (F 23 VR S -T S 2 A D 2 6 0 J A A C Resistor (/J10W 75GL ±5%) (F 24 VR S -T S 2 A D 7 5 0 J A A C Resistor (/J10W 75GL ±5%) (F 24 VR S -T S 2 A D 7 5 0 J A A C Resistor (/J10W 75GL ±5%) (F 25 VR S -T S 2 A D 7 5 0 J A A C Resistor (/J10W 75GL ±5%) (F 26 VR S -T S 2 A D 1 5 0 J A A C Resistor (/J10W 75GL ±5%) (F 27 VR S -T S 2 A D 1 5 0 J A A C Resistor (/J10W 75GL ±5%) (F 27 VR S -T S 2 A D 1 5 0 J A A C Resistor (/J10W 75GL ±5%) (F 28 VR S -T S 2 A D 1 5 0 J A A C Resistor (/J10W 15GL ±5%) (F 28 VR S -T S 2 A D 1 5 0 J A A C Resistor (/J10W 15GL ±5%) (F 30 VR S -T S 2 A D 1 5 0 J A A C Resistor (/J10W 15GL ±5%) (F 31 L A M G T 1 0 1 6 D C Z Z A C C Connector angle (J - 1 (J + J + 1 (J + J + J + J + J + J +							
12 V R S - T S 2 A D 1 0 3 J A A C Resistor (1/10W 10KD ±5%) F 12 V R S - T S 2 A D 1 0 3 J A A C Resistor (1/10W 10KD ±5%) F 12 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 75G ±5%) F 12 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 75G ±5%) F 12 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 75G ±5%) F 12 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 75G ±5%) F 12 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 75G ±5%) F 12 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 15G ±5%) F 13 L A NG 1 1 0 1 6 D C Z Z A F N C Cenector angle F 30 V R S - T S 2 A D 1 0 1 J A A C Serew F F 31 L A NG 1 1 0 1 6 D C Z Z A F N C Cencector angle F F 33 L A D 5 1 J A A C Serew F<					NI		
22 V R S - T S 2 A D S 6 3 J A A C Resistor (1/10W 56Ka ± 5%) (F 23 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 760 ± 5%) (F 24 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 750 ± 5%) (F 25 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 750 ± 5%) (F 26 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 750 ± 5%) (F 26 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 750 ± 5%) (F 27 V R S - T S 2 A D 1 5 1 J A A C Resistor (1/10W 150 ± 5%) (F 28 V R S - T S 2 A D 1 5 1 J A A C Resistor (1/10W 150 ± 5%) (F 30 V R S - T S 2 A D 1 5 1 J A A C Resistor (1/10W 150 ± 5%) (F 30 V R S - T S 2 A D 1 5 1 J A A C Resistor (1/10W 150 ± 5%) (F) 31 L A B 2 1 0 1 8 D C Z Z A C C Screw (J) (J) 33 L A B 5 1 0 1 G 0 0 0 A A C C C Screw					n	_	
24 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 750 ±5%) F 25 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 750 ±5%) F 26 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 750 ±5%) F 26 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 750 ±5%) F 28 V R S - T S 2 A D 10 1 J A A C Resistor (1/10W 750 ±5%) F 28 V R S - T S 2 A D 15 1 J A A C Resistor (1/10W 1000 ±5%) F 30 V R S - T S 2 A D 15 1 J A A C Resistor (1/10W 1500 ±5%) F F 30 V R S - T S 2 A D 15 1 J A A C Resistor (1/10W 1500 ±5%) F F 31 L A N G T 1 0 16 D C Z Z A A C Connector angle F F 33 L X B S D 3 0 P 0 6 0 0 A A C Screw (3×6) F F F 34 X B P S D 3 0 P 0 6 0 0 0 A A C Capacitor (25WU 0.1µF) F F F 36 R C = K 1 E 1 0 4 S C Z Z	Ì						
25 V R S - T S 2 A D 7 5 0 J A A C Resistor (1/10W 750 ± 5%) F 26 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 750 ± 5%) F 27 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 56K0 ± 5%) F 28 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 150 ± 5%) F 28 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 150 ± 5%) F F 30 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 150 ± 5%) F C Connector angle F					ļ		
28 V R S - T S 2 A D T S 0 J A A C Resistor (1/10W 75G ± 5%) F 27 V R S - T S 2 A D I S 0 J A A C Resistor (1/10W 75G ± 5%) (F 28 V R S - T S 2 A D I S 0 J A A C Resistor (1/10W 15G ± 5%) (F 28 V R S - T S 2 A D I S 0 J A A C Resistor (1/10W 15G ± 5%) (F 28 V R S - T S 2 A D I S 0 J A A C Resistor (1/10W 15G ± 5%) (F 30 V R S - T S 2 A D I S 0 J A A C Resistor (1/10W 15G ± 5%) (F 30 V R S - T S 2 A D I S 0 J A A C Resistor (1/10W 15G ± 5%) (F 31 L A N G T I 0 1 6 D C Z Z A A C C Screw (S G) (F 33 L X = B Z I 1 4 1 C C Z Z A A C C Screw (3 G) (F) (F) 34 X B P S D 3 0 P 0 6 0 0 0 A A C C Screw (3 G) (F) (F) 35 X R C S J 2 S - 0 4 0 0 0 A A C C Capacitor (25W V 0.10 F) (F		_					
27 V R S - T S 2 A D S 6 3 J A A C Resistor (1/10W 560k ±5%) (Fig. 25%) 28 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 150k ±5%) (Fig. 25%) 29 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W 150k ±5%) (Fig. 25%) 30 V R S - T S 2 A D 1 5 1 J A A C Resistor (1/10W 150k ±5%) (Fig. 25%) 31 L A N G T 1 0 1 6 D C Z Z A C C Connector angle (Fig. 25%) 32 L X - B Z 1 1 0 C 2 Z A C C Screw (Fig. 25%) (Fig. 25%) 33 L X - B Z 1 1 C C 2 Z A A C Screw (Fig. 25%) (Fig. 25%) 34 X B P S J 3 0 P 0 6 0 0 0 A A C Screw (3×6) (Fig. 25%) (Fig. 25%) 36 R C - K I E 1 0 4 S C Z Z A A C Capacitor (25W 0 .0 .4 .4 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5							
29 V R S - T S 2 A D 1 5 0 J A A C Resistor (1/10W, 150.±5%). 76 30 V R S - T S 2 A D 1 5 1 J A A C Resistor (1/10W, 150.±5%). 77 31 L A N G T 1 0 1 6 D C Z Z A F N C Connector argle - 78 32 L X - B Z 1 0 0 8 D C Z Z A C C. Screw 78 78 33 L X - B Z 1 0 0 8 D C Z Z A A C Screw 78 78 34 X B P S D 3 0 P 0 6 0 0 0 A A C Screw 78		27	VRS-TS2AD563J	A A			Resistor (1/10W 56KΩ ±5%)
30 V R S - T S 2 A D 1 S 1 J A A C Resistor (1/10W, 1500, ±5%) C) (R) 31 L X - B Z 1 0 1 8 D C Z Z A F N C Connector angle: C) (R) 32 L X - B Z 1 0 1 8 D C Z Z A C C C. Screw C) (R) 33 L X - B Z 1 1 4 1 C C Z Z A A C Screw C) (R) 34 X B P D 3 0 P 0 6 0 0 0 A A C Screw (3×6) C) (R) 35 X R E S 1 2 5 - 0 4 0 0 0 A A C Estrew (3×6) C) (R) 35 X R E S 1 2 5 - 0 4 0 0 0 A A C Estrew (3×6) C) (R) C) (R) 36 R C - K 1 E 1 0 4 S C Z Z A A C Resistor (1/4W 3.3KQ ±5%) C) (R) C) (R) 37 V R D - H T 2 E V 3 3 2 J A A C Connector earth spring C) (R) C) (R) 38 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring C) (R) C) (R) 37 V R D - H T 2 E V S 3 2 J A A C Capacitor (50W 1000PF) C) (R) C) (R) 38 M						-	
31 LANGTI016DCZZ AF N C. Connector angle A A A 32 LX-BZ1008DCZZ AA C. Screw A A C 33 LX-BZ1141CCZZ AA C. Screw A C Screw A A 34 XBPSD30P06000 AA C. Etypering (2.5mm) A A C 35 XREJ25-04000 AA C. Capacitor (25WV 0.1gF) A A C Existor (1/4W 3XG ±5%) A A C Capacitor (25WV 0.1gF) A A C Capacitor (50WV 100PF) A A C Capacitor (50WV 1000PF) C C A C Capacitor (50WV 1000PF) C C C Capacitor (25WV 0.10gF) C C C Capacitor (25WV 0.10gF) C C C C Capacitor (25WV 0.10gF) C C C C C Capacitor (25WV 0.1							Resistor (1/10W 150. ±5%)
13 LX - B Z 1 1 4 1 C C Z Z A A C Screw 34 X B P S D 3 0 P 0 6 0 0 0 A A C Screw (3×6) 35 X R E S J Z 5 - 0 4 0 0 0 A A C Etype ring (2.5mm) 35 X R E S J Z 5 - 0 4 0 0 0 A A C Etype ring (2.5mm) 36 R C K 1 E 1 0 4 S C Z Z A A C Resistor (1/4W 3.3KG ± 5%) 37 V R D H T 2 E Y 3 3 2 J A A C Resistor (1/4W 3.3KG ± 5%) 38 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 38 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 38 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 39 Y C K Y T V I H B 1 0 2 K A A C Capacitor (50WV 1000PF) C 1 V C K Y T V I H B 1 0 2 K A A C Capacitor (50WV 1000PF) C 2 V C K Y T V I H B 1 0 2 K A A C Capacitor (50WV 1000PF) C 3 V C K Y T V I H B 1 0 2 K A A C Capacitor (50WV 1000P					N		
34 X B P S D 3 0 P 0 6 0 0 0 A A C Screw (3×6) 35 X R E S J 2 5 - 0 4 0 0 0 A A C E type ring (2.5mm) 2 3 2 3 4 4 36 R C - K I E I 0 4 SC Z A A A C Resistor (1/4W 3.3KΩ ±5%) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							boren
35 X R E S J 2 5 - 0 4 0 0 0 AA C E type ring (2.5mm) 36 R C - K I E 1 0 4 S C Z AA C Capacitor (25WV 0.1g/F) A 37 V R D - H T 2 E Y 3 3 2 J AA C Resistor (1/4W 3.3KQ ±5%) I 38 M S P R P 1 0 0 6 D C Z Z AQ N C Connector earth spring I 38 M S P R P 1 0 0 6 D C Z Z AQ N C Connector earth spring I 38 M S P R P 1 0 0 6 D C Z Z AQ N C Connector earth spring I 19 PARTS CODE PRICE RANK MARK RANK D E S C R H P T I O N I 10 V C K Y T V I H B 1 0 2 K A A C Capacitor (50WV 1000PF) IC 2 V C K Y T V I E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) IC 3 V C K Y T V I E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) IC 5 V C K Y T V I E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) IC 5 V C K Y T V I E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) IC							
36 RC - K1 E 1 0 4 S C Z Z A A C Capacitor (25WV 0.1µF) A 37 V R D - H T 2 E Y 3 3 2 J A A C Resistor (1/4W 3.3KΩ ± 5%) 1 38 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 1 38 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 1 39 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 1 39 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 1 39 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring 1 30 PARTS CODE PRICE NEW RART D E S C R + P T + 0 N 1 1 10 V C K Y T V 1 H B 1 0 2 K A A C Capacitor (50W 1000PF) 1 1 1 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25W V 0.10µF) 1 1 1 2 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25W V 0.10µF) 1 1 1		34	XRESJ25-04000				Etype ring (2.5m) and the second seco
38 M S P R P 1 0 0 6 D C Z Z A Q N C Connector earth spring J 18 CE-621B RAM PWB unit		36	RC-K1E104SCZZ	AA		C	Capacitor (25WV 0.1µF)
Image: Image:					NI NI		
Image: Image:		38	MSPRPIUUDUCZZ	<u> </u>	IN		
NO. PARTS CODE PRICE RANK NEW MARK PART RANK DESCRIPTION 1 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 2 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 3 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 4 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 5 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 6 VCSAPJ1AE106M AE C Capacitor (10WV 10µF) [C 7 QCNCW1013DC5J AR C Connector (50pin) [C 8 VH i 518128AFL8 BC N B [C (518128AFL8) [C		_					
NO: PARTS CODE PRICE RANK NEW MARK PART RANK DESCRLPTION 1 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 2 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 3 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 4 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 5 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 6 VCSAPJ1AE106M AE C Capacitor (10WV 10µF) [C 7 QCNCW1013DC5J AR C Connector (50pin) [C 8 VH i 518128AFL8 BC N B [C (518128AFL8) [C							
NO: PARTS CODE PRICE RANK NEW MARK PART RANK DESCRLPTION 1 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 2 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 3 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 4 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 5 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 6 VCSAPJ1AE106M AE C Capacitor (10WV 10µF) [C 7 QCNCW1013DC5J AR C Connector (50pin) [C 8 VH i 518128AFL8 BC N B [C (518128AFL8) [C		-		<u> </u>	1		
NO. PARTS CODE PRICE RANK NEW MARK PART RANK DESCRIPTION 1 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 2 VCKYTV1HB102K AA C Capacitor (50WV 1000PF) [C 3 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 4 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 5 VCKYTV1EF104Z AA C Capacitor (25WV 0.10µF) [C 6 VCSAPJ1AE106M AE C Capacitor (10WV 10µF) [C 7 QCNCW1013DC5J AR C Connector (50pin) [C 8 VH i 518128AFL8 BC N B [C (518128AFL8) [C		<u>18</u> (CE-621B RAM P	WB u	init –		in the second second second second second second second second second second second second second second second Second second
1 V C K Y T V 1 H B 1 0 2 K A A C Capacitor (50WV 1000PF) [C 2 V C K Y T V 1 H B 1 0 2 K A A C Capacitor (50WV 1000PF) [C 3 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 4 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 5 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 5 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 6 V C S A P J 1 A E 1 0 6 M A E C Capacitor (10WV 10µF) [C 7 Q C N C W 1 0 1 3 D C 5 J A R C Connector (50pin) [C 8 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 9 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL			······································	PRICE	NEW		
2 V C K Y T V 1 H B 1 0 2 K A A C Capacitor (50WV 1000PF) [C 3 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 4 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 5 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 5 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 6 V C S A P J 1 A E 1 0 6 M A E C Capacitor (10WV 10µF) [C 7 Q C N C W1 0 1 3 D C 5 J A R C Connector (50pin) [C 8 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 9 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 12 V H i 5 1 8 1 2 8 A F L 8 B C N B			1.5.7.5				
3 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 4 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 5 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 5 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 6 V C S A P J 1 A E 1 0 6 M A E C Capacitor (10WV 10µF) [C 7 Q C N C W1 0 1 3 D C 5 J A R C Connector (50pin) [C 8 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 9 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 12 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 13 V H i 5 1 8 1 2 8 A F L 8 B C N B	-						
4 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 5 V C K Y T V 1 E F 1 0 4 Z A A C Capacitor (25WV 0.10µF) [C 6 V C S A P J 1 A E 1 0 6 M A E C Capacitor (25WV 0.10µF) [C 7 Q C N C W 1 0 1 3 D C 5 J A R C Connector (50pin) [C 8 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 9 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 12 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 13 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C 14 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [C							
6 V C S A P J 1 A E 1 0 6 M A E C Capacitor (10WV 10µF) [C 7 Q C N C W 1 0 1 3 D C 5 J A R C Connector (50pin) [C 8 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 9 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 12 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 13 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 14 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC		4	VCKYTV1EF104Z	AA		С	Capacitor (25WV 0.10µF) [C4]
7 Q C N C W 1 0 1 3 D C 5 J A R C Connector (50pin) [CN 8 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 9 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 12 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 13 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 14 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC					[
8 VHI518128AFL8 BC N B IC (518128AFL8) [IC 9 VHI518128AFL8 BC N B IC (518128AFL8) [IC 10 VHI518128AFL8 BC N B IC (518128AFL8) [IC 10 VHI518128AFL8 BC N B IC (518128AFL8) [IC 11 VHI518128AFL8 BC N B IC (518128AFL8) [IC 12 VHI518128AFL8 BC N B IC (518128AFL8) [IC 13 VHI518128AFL8 BC N B IC (518128AFL8) [IC 14 VHI518128AFL8 BC N B IC (518128AFL8) [IC					ł		
9 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 10 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 12 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 13 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 14 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC	• •				N		
11 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 12 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 13 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 14 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC		9	VH i 5 1 8 1 2 8 A F L 8	BC	N	В	IC (518128AFL8) [IC2]
12 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 13 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 14 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC				and the second se		**	
13 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC 14 V H i 5 1 8 1 2 8 A F L 8 B C N B IC (518128AFL8) [IC							
14 VH i 5 1 8 1 2 8 A F L 8 BC N B IC (518128AFL8)							
		14	VH1518128AFL8	BC	N	В	IC (518128AFL8) [IC7]
15 VH i 5 1 8 1 2 8 A F L 8 BC N B IC (518128AFL8)		15	VH i 5 1 8 1 2 8 A F L 8	<u> </u>	N	B	IC (518128AFL8) [1C8]

19 CE-621F FDD I/F PWB unit

NO.	PARTS CODE	PRICE		PART	DESCRIPTION	
1	R R – D Z 4 1 0 2 A C Z Z	A B	MARK	RANK B	Black resistor (1K0×4)	[BR1]
	R R - D Z 4 1 0 2 A C Z Z	AB	h	B	Black resistor (1K0×4)	[BR2]
3		AA	†	Ċ	Capacitor (50WV 220PF)	[C1]
	VCKYTV1HB221K	AA	†	c	Capacitor (50WV 220PF)	[C2]
	VCKYTV1EF104Z	AA	[c	Capacitor (25WV 0.10µF)	[C3]
6	VCKYTV1EF104Z	AA	T	Ċ	Capacitor (25WV 0.10µF)	[C6]
7	VCKYTV1EF104Z	AA	[С	Capacitor (25WV 0.10µF)	[C7]
8	VCKYTV1EF104Z	AA		C	Capacitor (25WV 0.10µF)	[C8]
		AA		C	Capacitor (25WV 0.10µF)	[C9]
10	VCKYTV1EF104Z	A A	L	<u> </u>	Capacitor (25WV 0.10µF)	[C10]
11	VCKYTV1EF104Z	AA		<u>C</u>	Capacitor (25WV 0.10µF)	[C11]
12	VCKYTV1EF104Z	A A		0	Capacitor (25WV 0.10µF)	[C12]
13	VCKYTV1EF104Z	AA		<u> </u>	Capacitor (25WV 0.10µF)	<u>[C13]</u>
		AF		C	Capacitor (16WV 33µF)	[C14]
15		A A	┝	<u> </u>	Capacitor (50WV 1000PF)	C15
<u>16</u> 17	VCKYTV1HB103K	A B A A	┣───┤	C C	Capacitor (50WV 0.01µF)	[C16]
17	VCKYTV1EF104Z VCKYTV1EF104Z			C	Capacitor (25WV 0.10µF) Capacitor (25WV 0.10µF)	<u>[C17]</u> [C18]
19	VCKYTVIEF104Z	AA		C C	Capacitor (25WV 0.10µF)	[C18] [C19]
20	VCKYTV1EF104Z	AA		- C	Capacitor (25WV 0.10µF)	[C19] [C20]
	VCCCTVIHH470J	AA	<u>├</u>	č	Capacitor (50WV 47pF)	[C21]
22	VCKYTV1HB102K	AA		- Č	Capacitor (50WV 1000PF)	[C22]
		AA		č	Capacitor (25WV 0.10µF)	[C23]
	VCCCTV1HH470J	AA		č	Capacitor (50WV 47 _p F)	[C24]
	VCKYTV1HB102K	AA	<u> </u>	č	Capacitor (50WV 1000PF)	[C25]
		AA	-	Č	Capacitor (25WV 0.10µF)	[C26]
27	VCKYTV1EF104Z	A A		С	Capacitor (25WV 0.10µF)	[C27]
28		AA		C	Capacitor (25WV 0.10µF)	[C28]
	VCSAPJ1CE336M	AF		С	Capacitor (16WV 33µF)	[C29]
	VCSAPJ1CE336M	AF		С	Capacitor (16WV 33µF)	[C30]
		A A		С	Capacitor (50WV 100PF)	[C31]
32	VCCSPU1HL101J	A A		<u> </u>	Capacitor (50WV 100pF)	[C32]
33	VCCSPU1HL101J	A A		c	Capacitor (50WV 100pF)	<u>[C33]</u>
	QCNCM1012DCCJ	BA		<u>c</u>	Connector (120pin)	[CN1]
35	QCNCM2346SC2F	AH		<u> </u>	Connector (26pin)	[CN2]
	QCNCW1115AC2E QCNCW5054SC0F	AK		С С	D-SUB female (25pin)	[CN3]
	VH i SN 7 4 L S 0 7 - 1	AG		в	Mini DIN connector (6pin)	<u>{CN4]</u> [IC1]
	VH i SN 7 4 L S 1 4 - 1	AM		8	IC (SN74LS14F)	[iC2]
		AK			IC (SN74LS07)	[IC3]
	VH TC 8 5 6 6 A F - 1	AZ			IC (TC8566AF)	[1C4]
42	VHITC74HC74FN	AF		B	IC (TC74HC74F)	[1C5]
43	VHITC74HC04FN	AD		8	IC (TC74HC04FN)	[106]
	VHITC74HC74FN	AF			IC (TC74HC74F)	[IC7]
45	VHITC74HC10FN	AD		В	IC (TC74HC10FN)	[IC8]
46	VHITC74HC157F	AE		В	IC (TC74HC157F)	[[00]]
	VHITC74HC32AF	AE		B	IC (TC74HC32AF)	[IC10]
48	VHITC74AC32FN	AD		<u> </u>	IC (TC74AC32FN)	[IC11]
49	VHITC74HC138F	AL			IC (TC74HC138F)	[IC12]
	VHITC74AC11FN	AD		В	IC (TC74AC11FN)	[IC13]
	VHITC74AC11FN	AD			IC (TC74AC11FN)	
	VHITC74AC02FN	AD			IC (TC74AC02FN)	<u>[IC15]</u>
	<u>VHiTC74AC74FN</u> VHiTC74HC02FN	A E A D			IC (TC74AC74FN)	[IC16]
	VHITC74HC02FN VHITC74HC74FN	AD			IC (TC74HC02FN)	[IC17] [IC18]
	VH1TC74HC125F	AH			IC (TC74HC125F)	[IC18]
	VHITC74HC04FN	AD			IC (TC74HC04FN)	[IC20]
	VHITC74HC04FN	AD	{		IC (TC74HC04FN)	[IC21]
	VHITC74HC32AF	AE			IC (TC74HC32AF)	[IC22]
	VHITC74AC11FN	AD			IC (TC74AC11FN)	[IC23]
	VHITC74AC20FN	AD			IC (TC74AC20FN)	[IC24]
	VH i SN 7 4 L S 0 6 - 1	AE	_		IC (SN74LS06)	[IC25]
	RCORF1003ACZZ	AB			Core (BLM41)	[[1]
	RCORF1003ACZZ	AB			Core (BLM41)	[L4]
	RCORF1003ACZZ	AB			Core (BLM41)	[L5]
	RCORF1003ACZZ	AB			Core (BLM41)	[L14]
	RCORF1003ACZZ	AB			Core (BLM41)	<u>[</u> [15]
	RCORF1003ACZZ	AB			Core (BLM41)	[L16]
	RCORF1003ACZZ	AB			Core (BLM41)	[L17]
	RCORF1003ACZZ	<u> </u>			Core (BLM41)	[L18]
	VRS-TS2AD102J	A A			Resistor (1/10W 1.0K0 ±5%)	[R1]
	VRS-TS2AD472J	A A			Resistor (1/10W 4.7K0 ±5%)	[<u>R2]</u>
	V-R-S = T S 2 A D 4 7 2 J	<u>A.A.</u>			Resistor (1/10W 4.7K0 ±5%)	[R3]_
	VRS-TS2AD101J	AA			Resistor (1/10W 1000 ±5%) Resistor (1/10W 1000 ±5%)	[R4]
	VRS-TS2AD101J	AA			Resistor (1/10W 1000 ±5%)	[R5]
	V R S - T S 2 A D 1 0 2 J V R S - T S 2 A D 1 0 2 J	A A A A			Resistor (1/10W 1.0KΩ ±5%) Resistor (1/10W 1.0KΩ ±5%)	[R6] [R7]
	VRS-TS2AD683J	AA			Resistor (1/10W 68K Ω ±5%)	[R8]
	VRS-TS2AD153J	AA			Resistor (1/10W 15K0 ±5%)	[R9]
	VRS-TS2AD102J	AA			Resistor $(1/10W 1.0K\Omega \pm 5\%)$	[R10]
·						

19 CE-621F FDD I/F PWB unit

. r=	0.	PARTS CODE	PRICE	NEW	PART		1	DÈSCRIPT			Lozij
		RSZ1006DCZZ	A P	MÄRK	B	Crystal (19.2MHz)	<u>i sitis</u> Gi i i				[X1]
	82 R C	RSZ1053ACZZ	AP		B	Crystal (16MHz)			<u></u>		
	2	(Unit)				a kana sa pasa a	11 J.	Α		VT <u>V</u> ET	
	901 <u>C P</u>	WBX1016DC01		<u>N</u>	<u> </u>	FDD I/F PWB unit			<u></u>	<u> </u>	
					<u>. A</u>	a (fill a dina) and send a (fill 3 dina) and send					
				L	1	ng la Vijini provin); ()		<u> </u>		
	3) 30	······································			<u> ;</u>	l <u>haila bai stinihoor</u> hair sweed peterni				<u>NYY</u> 40	
÷. –		······				1801 0 V2 6A1 10 / 14 / 14			- <u>1249212</u> 4 22010123	7 8 3	<u>710</u>
2.4						telesse And Cardonand		AA		23	
}			<u> </u>		1	ag priče iz en peri sando Santo Američki statili s		<u> </u>		<u> 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7</u>	
	500 1841		<u> </u>		<u>i</u>	ind in Mittin with a state Ning in Differences				<u>マロメリン</u> そうふるの	· · · · · · · · · · · · · · · · · · ·
						City Prote more and				71/10	
	<u></u>	· ·····				<u>1-10-8 2007) (si ngs</u> i		A. s	<u> </u>		
			<u> </u>		 	<u>e i e se e construer se esta esta esta esta esta esta esta e</u>			<u> </u>	<u>- 2000 - 2000</u> - <u>2000 - 2000</u>	
					l				<u> </u>		
2	1				<u> </u>	Baling M. Tip against		A.A	SAC(4).		
· · · · · · · · · · · · · · · · · · ·		······································	<u> </u>		 	(Exercited (2019)) In Association (2019)			<u>. 11.2191</u> 21.1191		
1		<u></u>			1	indhair ailean abh e sta Fiol sin scheuch scheograc				<u></u>	
			<u> </u>		<u> </u>	al di di Manda ang ang ang ang ang ang ang ang ang an	<u>(</u>	- A.A.	1.9452443	<u>7177</u>	A NO
· · · ·						h is an 200 de recherche.			<u> 2 - 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</u>		
				<u> </u>		<u>ar (1.0.1.374) na sa</u> as. Ngalis ywedd eana yd			<u>1864 191</u> 164 10 42		
			<u> </u>				*			<u>Vi</u> 7.00	
	\odot]					Childs AVER STOCKED			<u> </u>	<u>16</u> A2	
	994 193					<u>i deve Mala pohuspe</u> Listi i saki ha suu se			<u></u>		<u>) </u>
	- 14 - 14			· · · · · · · · · · · · · · · · · · ·							<u>1</u> 32
_						Hydd Nyddi eddaetad				16 (j. d. j.	
	- 11					(1947) (1977) Million					
	10) 90)					i antes <u>la pricipita.</u> U e Balla da Esser (autoria el			$\frac{1}{1}$	<u></u>	
	101	· · · · · · · · · · · · · · · · · · ·				stard and the start of the star				11/10	
	1.			-		the first states of the second	. 1		a Northe		
	1		<u> </u>				. <u></u>				<u>V</u>
	2								<u> </u>		
						113 AN A.	, li	- A	N 22 MAY	1990 - 1991 - 19	7150
	3				<u> </u>	(2006.07. <u>050.1</u> .).	<u> </u>	<u> </u>	<u> </u>		<u>Y (</u>
1	4)				<u> </u> -	(1) 10 10 10 10 10 10 10 10 10 10 10 10 10	<u>.</u>		<u>— MIRASCON</u> — MIRASCON		<u>7 58 1</u> V 1.85 1
1 C 1 C)]	· · · · · · · · · · · · · · · · · · ·			<u> </u>				1 - 2 - 2 - 4 5		
	<u>UT</u>							1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		<u></u>	
·· · •										<u>76211</u>	
t d				· · ·	<u>├</u> ───-	UP HELDAN ANA D	1 .				
	N.	······································						. <u></u>	91 N (Star 1997)	<u>, 13 a t di</u>	10 () () () () () () () () () (
	.j!						<u>.</u>			<u></u>	<u>V 31 </u>
· · ·	-191 <u>-</u> -1341					1			<u></u>		
				·	· · -		1)	. A	<u>- 718 1000</u>	<u></u>	N a l
			ļ			11111111111111111111111111111111111111		<u> </u>	1 1 2 2 3 3 3	<u>1015</u>	ξ
	(1) (1)		<u> </u>		┝──────				<u>- Maraqua</u> 10413444		
					<u> </u>				1.1.2.240		
فسيستر الم	<u></u>	·····				(r_i) (r_i) (r_i)	d		<u>– a 11 () v</u> a	7.2 7.1 11	VIDd
	174 1044					1919 - 1919 - 1919 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 - 1919 -			<u>- 748 (0 V</u> - 1 - 4 + 4 + 5		
	2011 <u>-</u> 11					e e e la della br>E e e e e e e e e e e e e e e e e e e	<u>.</u>		<u></u>		
		· · · · · · · · · · · · · · · · · · ·				($\{1,1,2\}$		1.3.4.3.4.4.4.4	1.1.1410	ALM
the second second second second second second second second second second second second second second second s	<u>)</u>			·				<u> </u>	<u>- 3302107</u> 2307023		
	<u></u>					1997 - 19					
		······				(10 m) 1 m - 1		1 A 1	<u> 1 1 2 3 5 5 1 1 1</u>	11200	4 60 [
	11				in Arm 1				<u> </u>		
			<u> </u>			<u>77(}</u> 			<u>- しほうしつから</u> しなりただ入入		
									<u></u> 1 < 5 Qui é d	8 N - 2 J -	1
	:1					an an ann an thair an tha an tha		1 <u>1 1 1</u>	1101033		
- [<u>··</u>]			<u> </u>			<u>in a construction de la constru</u>	****		<u></u>		
1.1						<u>in a substantia de la sub</u>					
						n a tal an NANA BRAN	U.	1 NA 4	「「しょうけんで	1 - 2 2 1	
						o the set of a start	1 11	1 1 1			
			L		<u> </u>	(1991) 版中社,自己不可	: 0	1 2(A -	<u></u>		

📕 Index

Index		PRICE	NEW	PART	
PARTS CODE	NO.	RANK		RANK	
[0]				j	
CCADZ1003DC01	3-2	AM	N	D	·····
CCNW-2814SC01	3- 15	AX		B	<u> </u>
CPWBF1019DC01	4-29	AZ	<u>N</u>	E	
	14- 901	ΑZ	N	<u> </u>	┥──────
CPWBX1016DC01	5- <u>4</u> 19~ 901		N N	E E	<u> </u>
CPWBY1007DC01	1- 15	**	N	E	
//	13- 901	**	N	Ē	<u> </u>
 [D]	10 501	-		<u> </u>	
DUNT-1020DCZZ	1-1	BG	N	E	
DUNT-1021DCZZ	1-1	8 H	N	Ē	·
DUNT-1022DCZZ	1- 1	BH	N	E	
DUNT-1033DCZZ	4- 18	AW		E	
DUNT-1038DCZZ	2- 11	CQ	N	E	
DUNT-1060DCZZ	3-9	ΒD	N	E	
DUNTK1036DCZZ	4- 28	ΒA		Ε	
DUNTK1037DCZZ	1- 11	**	N	E	
DUNTK1062DCZZ	5- 14	ΒW	N	E	
//	6- 901	BW	N	E	
DUNTK1090DC01	1- 45	BG	N	E	
	16-901	ВG	N	Ê	
DUNTM1034DCZZ	4-2	BC	·	E	
[G]					<u> </u>
GCABA1003DCZZ	1- 28	BB	N	D	
GCABA1012DCZZ	5- 16	AX	<u>N</u>	0	
GCABB1004DCZZ	2- 7	BB	<u>N</u>	D	
GCABB1013DCZZ	5 22	AY	<u>N</u>	<u>D</u>	
GCABC1009DCZZ	4- 1	<u> </u>		D	
GCABD1011DCZZ	4- 20	AL		D	
GCOVA1008DCZZ	2- 10	AP	<u>N</u>	<u>D</u>	
GCOVH1002DCZZ	1- 40	A D	<u>N</u>	<u> </u>	
GCÖVH1003DCZZ	<u>1- 44</u> 1- 27	AE	N	<u> </u>	
GCOVH1004DCZZ	<u>1-27</u> 1-33	AD	N N	<u>с</u> с	
GCÖVH1005DCZZ GCOVH1006DCZZ	1- 33	A D A N	<u>N</u>	D	
GLEGG1002DCZZ	1- 35	AA	N	ō	
//	5- 20	AA		D	<u> </u>
- <u></u>	<u> </u>	~~			
JBTN-1001DCZZ	4- 16	AB		- c	
JBTN-1002DCZZ	4- 25	AB		č	
JBTN-1003DCZZ	4-35	AB		č	
JHNDP2008SCZZ	3- 7	AB		č	
[L]					
LANGQ1012DCZZ	5-7	AE	N	C	
LANGQ1013DCZZ	5-2	AE	N	С	
LANGT1001DCZZ	4-9	AF		С	
LANGT1002DCZZ	4- 6	AE		C	
LANGT1003DCZZ	4- 33	AD		C	
LANGT1004DCZZ	4-34	AD		С	
LANGTIDD5DCZZ	1- 25	AF	N	C	
LANGT1006DCZZ	1- 24	AF	N	C	
LANGT1007DCZZ	1- 12	AE	N	С	<u></u>
LANGT1008DCZZ	1- 22	AH	N	C	
LANGT1009DCZZ	1- 6	AH	<u>N</u>	<u> </u>	
LANGTIOIODCZZ	1- 41	AE		<u> </u>	<u></u>
LANGT1014DCZZ	<u>5-15</u>	AF	<u>N</u>	<u> </u>	
LANGT1015DCZZ	5- 13	AF	<u>N</u>	C	
LANGT1016DCZZ	17- 31	AF	<u>N</u>	<u> </u>	- -
LHLDW5023NCZZ	4- 21	AB		<u> </u>	<u> </u>
LHLDZ1001DCZZ	<u>13- 312</u> 3- 10	AD	N	C C	
LPLTP1004DCZZ	<u>3- 10</u> 4- 17	AF	<u> </u>	- C	
LSTPF1001DCZZ	<u>4- 17</u> 4- 27	A D A A		c	
LX-BZ1003DCZZ LX-BZ1004DCZZ	4- 27	AA		c	
LX-BZ1007DCZZ	5- 21	AG		c	<u> </u>
LX-BZ1007DCZZ	17- 32	AC	<u> </u>	c	
LX-BZ1011DCZZ	5- 10	AB		c	
	1- 2	AA		c	<u> </u>
	L	AA	+	č	
LX-BZ1018ECZZ	1- 22			c	
LX-BZ1018ECZZ LX-BZ1141CCZZ	1- 23		1		····
L X - B Z 1 0 1 8 E C Z Z L X - B Z 1 1 4 1 C C Z Z //	5- 9	A A A A		C	
L X-BZ1018ECZZ L X-BZ1141CCZZ // //	5- 9 17- 33	AA		C C	
L X - BZ 10 18ECZZ L X - BZ 114 1CCZZ // // L X - BZ 114 7CCZZ	5- 9 17- 33 1- 14	A A A A		С	
LX-BZ1018ECZZ LX-BZ1141CCZZ // // LX-BZ1147CCZZ //	5- 9 17- 33 1- 14 2- 1	A A A A A A		C C	··
LX-BZ1018ECZZ LX-BZ1141CCZZ // // LX-BZ1147CCZZ // LX-BZ1155CCZZ	5- 9 17- 33 1- 14 2- 1 1- 7	A A A A A A A A		C C C	
LX-BZ1018ECZZ LX-BZ1141CCZZ // // LX-BZ1147CCZZ // LX-BZ1155CCZZ LX-BZ1187CCZZ	5- 9 17- 33 1- 14 2- 1	A A A A A A A A A A A A		C C C C	
LX-BZ1018ECZZ LX-BZ1141CCZZ // // LX-BZ1147CCZZ // LX-BZ1155CCZZ	5- 9 17- 33 1- 14 2- 1 1- 7 1- 5	A A A A A A A A		C C C	
L X - B Z 1 0 1 8 E C Z Z L X - B Z 1 1 4 1 C C Z Z // // L X - B Z 1 1 4 7 C C Z Z // // L X - B Z 1 1 5 5 C C Z Z L X - B Z 1 1 8 7 C C Z Z L X - B Z 1 1 9 9 C C Z Z	5- 9 17- 33 1- 14 2- 1 1- 7 1- 5	A A A A A A A A A A A A		C C C C	

		PRICE	NEW	PART	r
PARTS CODE	NO.	RANK	MARK	RANK	
MSPRP1006DCZZ	17- 38	AQ	N	С	
[P]	- <u>-</u> -				
PCAPH1016ACZZ PCAPZ1001DCZZ	<u>5-8</u> 4-24	AD			
PCUSS1007DCZZ	<u>4- 24</u> 4- 8	A B A D		C C	<u>↓</u>
PCUSSIO08DCZZ	4- 12	AD		C C	
PDMP-1001DCZZ	2- 5	AL	N	Č	
PGUMM1562CCZA	5- 11	AD		С	
<u>PHOG-1023CCZZ</u>	3- 15	AB		С	
PSHEZ1005DCZZ	4- 30	AZ		<u> </u>	
PSHEZ1007DCZZ PSHEZ1008DCZZ	<u>4- 36</u> 4- 19	AA		<u> </u>	
PSHEZ1009DCZZ	4- 19	A E A F	N	C C	
PSHEZ1010DCZZ	1- 31	AA	N	c	T
PSHEZ1012DCZZ	5-23	AF	N	Ċ	
PSHEZ1037ACZZ	13- 311	AA		С	
PSLDM1001DCZZ	1- 4	AF	N	C	
PTPEH1323CCZZ	4- 22	AA		<u> </u>	
PTPEZ1001DCZZ PTPEZ1002DCZZ	4- 39	AD	——		├
PZETZ1001DCZZ	4- 4	AA	——		h
PZETZ1002DCZZ	4- 10	AC		č	
PZETZ1004DCZZ	2- 9	AB	N	č	<u>†</u>
[Q]		<u>-</u>	<u> </u>		<u> </u>
QACCB7521QCZZ	3- 15	AS		В	
QACCB7521QCZZ	3-15	AN		B	
QACCD7611QCZZ	3- 15	AT		<u>B</u>	
QACCF7622QCZZ	3- 15	AX	<u>N</u>	<u> </u>	┞─────┤
QACCL 7 6 2 0 QCZ Z QACCV 6 6 2 0 QCZ Z	<u>3-15</u> 3-15	AW		<u>B</u>	
QCNCM1012DCCJ	19- 34	BA		- C	
QCNCM1013DC5J	13-135	AR		- <u>c</u> -	t
//	13-136	AR		Č	
//	13- 138	AR		С	
QCNCM1015DC0B	13- 142	AB		В	
QCNCM1022DC0i	13- 140	AK		<u> </u>	~
QCNCM1023DC0C	13- 145	AB		<u> </u>	
QCNCM1148AC6H	13-130	AN		<u> </u>	
QCNCM2346SC2F QCNCM2354SC1D	19- 35 13- 133	AH AF		<u></u>	
QCNCM2572RCDB	13-133	AB		8	<u>├</u>
QCNCM2572RC1E	13-141	AD		č	
QCNCW1004DC2B	13- 131	AG		Č	
"	13- 132	AG		С	·
QCNCW1012DCCJ	13- 129	AW		C	
QCNCW1012DC2F	13- 139	ΑT		<u> </u>	
QCNCW1013DC5J	16- 6	AR		C	
QCNCW1014DC2D	18- 7 13- 137	AR		 	
QCNCW1115AC2E	19-36	AK		č	
QCNCW1148AC6H	17- 9	AN		C	
QCNCW1152AC1E	17-10	AQ		Č	······
QCNCW2370SC0i	13- 134	AD		C	
QCNCW2370SC1J	13- 144	AE		C	
QCNCW5054SC0F	19- 37	AG		C	
QCNW-1009DCZZ //	<u>4-14</u> 14-2	AF	——	C C	
QCNW-1010DCZZ	4- 38	AD		C	
<u>QUNW-10100022</u>	<u>4- 36</u> 14- 3	AD	——{	c	f
QCNW-1011DCZZ	1- 3	AW		Č	
//	4- 13	AW		Č	
QCNW-1012DCZZ	4-26	AD		С	
QCNW-1013DCZZ	1- 43	AV	N	C	
QCNW-1014DCZZ	2-3	A D	N.	С	
QCNW-1016DCZZ	3- 13	BB	<u>N</u>	C	
QCNW-1017DCZZ	5- 6	AS	N	<u> </u>	
QCNW-1018DCZZ QPLGA0010UCZZ	1- 13 3- 15	AX	N	<u> </u>	
QPLGA0018WRE0	3- 15	AN		- C	
QPWBM1031DCZZ	1- 9	AK	N	C	
QSOCZ1002DCZZ	13- 229	AK	N	č	
QSW-P1004DCZZ	2- 2	AE	N	B	
QSW-S1005DCZZ	13- 303	AD	N	8	
QSW-S1444CCZZ	14- 6	AD		-8	
QSW-Z1008DCZZ	13- 156	AH		В	
QTANZ6632RCZZ	13- 304	A A	N	C	
//	13- 305	AA	<u>N</u>	<u> </u>	
RADPA1003DCZZ RADPA1004DCZZ	3- 11	BQ BS	<u>N</u>	BB	
NAUTA1004DULL	<u>ə</u> - 11	03]	11		

میتون ۱۹۹۵ - ۲۰ میریه در در این در ا ۱۹۹۵ - ۲۰ میریه در ۲۰ م

PARTS CODE	NO.	PRICE		PART RANK	10 2 MA 1	1	PARTS CODE	NO.		NEW MARK	PART	
RALMB1002DCZZ	1- 30	AM	N	В	<u>70439777231</u>		RCRSZ1001DCZZ	13- 307	AP	N	В	
RC-EZI001DCZZ	13- 30	AD		C		1	RCRSZ1002DCZZ	13-308	AP	N	B	<u>. 10073044001</u>
//	13- 31	AD	3 F	C		÷	RCRSZ1003DCZZ	13- 310	AP	N	В	
U	13- 33	AD		<u> </u>		۰÷	RCRSZ1004DCZZ	13- 309	AP	<u>N</u>	18	<u>i suvin</u> a j
<u> </u>	13- 34	AD		17 C D 1	<u>E 2 3 6 2 2 20 21 2 1</u>		RCRSZ1006DCZZ	19- 81	A P.	N	B	· · · · · · · · · · · · · · · · · · ·
<i>II</i>	13- 35.	A D	<u> </u>	C	Pastaruce)	1	RCRSZ1053ACZZ	19- 82	AP		B	
<u> </u>	13- 36	A D	<u></u>	<u> </u>	11 YO 2000 1000 YA	1	RDENC1002DCZZ	/ 1- 8	BV	Ň	Ë_	
<u> </u>	13- 37.	A D	1 1	2 C	<u>- 0 Martine 1 .</u>		<u> </u>	15- 901	ΒV	N	E	
// 5.5	13- 38	A D	1 30	3 C 🖓	647 - 6 <u>61</u> - F		RFilN1005DCZZ	17-16	AR	N	<u> </u>	
RC-EZI003DCZZ	13- 32	AK	- J - [∆ C			RR-DZ2101ACZZ	13- 12	A A	;	B	
RC-KIE104SCZZ	17-36	AA.	.2	5 C	14.5 F.148		RR-DZ2102ACZZ	13- 16	AA		₽	7.1.1.11.01
RC-SZ1001DCZZ	13-108	. A D .		C	AREA SHOULD		RR-DZ2103ACZZ	13- 19	AA		8	1000
<u> </u>	13-109	AD	1	S C		1	RR-DZ2223ACZZ	13- 6	A A	19 E	B	11.11 1:2001
// 13 (13-110	A D		C	<u>111</u> d x 3 1012 A (11 2	13- 11	AA	- 1	B	[11:4 : - 12:39년]
// 10 10	13-111	AD	<u>-</u>	. C .			// 2	13- 15	AA		B	18 E R F F 7 7 8 G
// j	14- 1	AD		C	Notes e en en el	i.	RR-DZ2333ACZZ	13- 5	AA		B	4751 - (HURL)
// 01	16-1	AD		C _	All and an 1999 D	1	RR-DZ4101ACZZ	13-23	AB		B	The second second second second second second second second second second second second second second second s
// 3	17- 7	AD	÷1	ି ପ୍ରା	1 2 3 1 8 3 7 5 1 1		//	13- 25	AB		8	ст сридар
// ; <u>U</u>	17- 8	AD		⊼ C	다 한 번 도 관 한 다 만한 것	1	RR-DZ4102ACZZ	13- 26	AB	3	В	0.00.00200
RCILZ1003DCZZ	13- 253	AC	3	38.		i	//	19- 1	AB	0	В	•
11	17- 20	AC	N	C C	于是是YYYYYYYYYYY	i	//	192	AB		18	1.022.2000
RCILZ2087SCZZ	13- 283	AB	-5	S C 2 -	101 C 1 C 1 C 1	- C	RR-DZ4223ACZZ	13- 3	AB	1.	B	14
//	13- 284	AB	5 1	5 C .)	0 15 3553	: "	RR-DZ4333ACZZ	13- 4	AB	1.0	B	POUNT SECOND
//	17- : 12	AB		C		E.	"	13- 8	AB		B	101
//	17- 13	AB		C)	1 (3:0A)		//	13- 10	AB		3 B 7	L ALACE
//	17-14	AB.	<u>.</u>	: C :)	1 - 1 - 2 - 2 - 1 - E	•	//	13- 14	AB		B	1.1.1.1.1.1.1.1.1
"	17- 15	A B	1	. C .	2010/02/02/07		RR-DZ4472ACZZ	13- 2	AB		В	1. 1. 1. 1. N.
RCNVD1001DCZZ	13-232	AT	.N	B	ing taxal	:	RR-DZ8101ACZZ	13- 1	AC.	2	В	in a har
RCORF1003ACZZ	13- 157/	AB		С	$(1 \times 1, 1 \times 1, \dots, 1) \in \{1, \dots, n\}$	•	<u> </u>	13- 13	AC		В	1 . 1 . 1 . 1 . 1
// 3	13-158	A B	1.1	. C .	0.1333.000.000		//	13- 17	AC	-3-3	В	
11	13- 159	AB		. C			//	13- 20	AC	`	B	
//	13-160	AB	0.00	C.	101302433		"	13- 21	AO		B	
<i>II</i>	13- 161	AB	1.1	C			"	13- 24	AC		В	
// : :) i	13- 162	AB		C	,		RR-DZ8102ACZZ	'13- 27	AC		в	
"	13- 163	AB	1.5	C:	213 Prox 201	i	RR-DZ8103ACZZ	13- 9	AC		B	1 1 5 4 1 5 M () 1
// 0	13- 164	AB	t og s	C.	<u></u>			13- 18	AC	1	ं 🖪 े	NECT AV 2004
11 1 2	13- 165	AB		3 C.).	1.1.1000.05		RR-DZ8333ACZZ	13- 7	AC		B	19912010
<u> </u>	13- 165	AB		C		÷	//	13- 28	AC		B	<u> </u>
<u> </u>	13- 167	AB		C		1	RR-DZ8821ACZZ	13- 22	AC	<u> </u>	B	
	13- 168	AB		č			RTO-R1001ACZZ	13- 29	AE	t	.C	2 21
11	13- 169	AB	1	č			RVR-B2300QCZZ	14- 9	AE		B	
//	13- 170	AB	<u> </u>	č			RVR-B5400QCZZ	14- 8	AE	- 5	8	
<u> </u>	13- 171	AB	<u> </u>	c			[S]					
<u> </u>	13- 172	AB		Č			SPAKA1011DCZZ	3-3	AM	N		
	13- 173	AB		Č	1. W. W. J. V. V. J. J. V. J.		SPAKA1012DCZZ	3-14	AG	N	D	10040
11 1	13- 174	AB		C			SPAKA1013DCZZ	3- 20	AE	Ň	D	
//	13-175	AB	d	č	1. 图明代表	1	SPAKA1014DCZZ	3- 12	AC	N	D	
11	13- 176	AB	i1	Č			SPAKA1027DCZZ	11- 2	AV	N	D	i de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la
//	13- 177	AB		<u> </u>		1	SPAKA1043DCZZ	10- 4	AK	Ň		
<u> </u>	13- 178			C	-1. <u>11991</u>	i	SPAKA1044DCZZ	9-4		N	D	N 7.
"	13- 179		<u> </u>	Č	11 11	:	SPAKA1056DCZZ	10- 3		N.	D	1
//	13- 180			Č			SPAKA1057DCZZ	.9- 3		N	D	
<i>II</i> 0 ;	13- 181	AB		Č	11.14	Υ.	SPAKA1058DCZZ		AF	N		AL MAR
//	13- 182			č	していたかりかいのモー	1	SPAKA1059DCZZ.	3- 5			ND.	Second Const.
//	13- 183		-	C		•	SPAKA1060DCZZ	3- 21	AE	N	D	
11	13- 184			Č,	4 I ()() ()		SPAKA5416SCZZ	3- 6	AB		D	1.1.5 3.6 A.
// /)	13-185	AB	N	C		ъ.	SPAKC1015DCZZ	-3- 8	AU.	N	D	a a statuti
"	13- 186	AB		ី	1.4	- ·· -	SPAKC1025DCZZ	11- 4		N	D	
<u> </u>	13- 187			C		1	SPAKC1032DCZZ	9- 6		Ň	D	
<u> </u>	13-188	AB		č	141 12 12 1		//	10- 6		N	D	
<i>"</i>	13-189	AB		C	N		SPAKP1031DCZZ	10-1	AA	- N	D	
"	13- 190			200.	<u>1161 (12.5)</u>		SPAKP1038DCZZ	- 9- 1	AB	N		
//	13- 190			<u> </u>		1	SSAKA0330QCZZ	3- 18	AA		D	
	13- 191	AB		č	1.1.1.1.1.1.1.1.1	i	SSAKA3001CCZZ	3- 17	AA.	4	D	
//	13- 192	AB		Ċ		- 11	SSAKH1028CCZZ	3- 1/	AA	2 1	D	
//	13- 195		<u> </u>	<u> </u>	VICT MARK	1	SSAKH3010CCZZ	<u> </u>	A A		D	
// 2	13- 194	AB	1 1	ି Cି		-	SSAKH3015CCZZ	3- 22	AA			
//	13- 195	AB		C		1	[T] 0	<u> </u>		<u> </u>		rational XI
<u> </u>	13- 190	AB	<u> </u>	C.		-	TCADZ1075ACZZ	3- 2	AE		. D	<u>na a sa ang</u> arang
<u> </u>	13-197	AB	\vdash	C.			TCAUS1001DCZZ	1- 46	AC	N		
	13-198					1	TCAUS1001DC22	3- 24	AB	 		
	13-199	AB		C			TGANE2002HCZZ	<u>3-</u> 24 3-2			C C	
						i.			AN			
	19- 64	AB.		Ċ			TINSE1005DCZZ	3-2	AX	N	D	<u> </u>
	19- 65	AB		Ċ		ş.,	TINSE1006DCZZ	3-2	AX	<u>N</u>	D .	
<u> //</u> . /i	19- 66	AB.	┝┿┿┤	<u> </u>	<u>1824 × 20.91</u>	Ì	TINSE1007DCZZ	3-2	AX	<u>N</u>	<u>D</u>	
<u> </u>	19- 67	AB		<u>(</u>)	100202101	ł	TINSE1008DCZZ	<u>3-2</u>	AU	N	D	
<u> </u>	19- 68	AB	1.	<u> </u>		Į.	TINSM1011DCZZ	11- 1	A F	<u>- N ;</u>	<u>D</u>	
	19-,69	ΑB	┝	<u>C</u>	1076816481	1-	TINSM1021HCZZ	9- 5 10- 5	AD AD		D	
//	1 10											
// // RCRSP1003CCZZ	19- 70 13- 306	AB	<u> </u>	<u>500</u> 5805	STRING AND A		<i>// // // // // // // // // // // //////</i>		AD.		D	

PARTS CODE	NO.	PRICE		PART RANK	
T INSM1024DCZZ	9- 5	AF	N	D	<u> </u>
TLABB1381ACZZ	3- 25	AC		D	
TLABG1025DCZZ	5-19	AC	N	D	
TLABH1065DCZZ	4- 3	AA	N	D	
TLABM1004DCZZ	1- 49	AF	N	D	
TLABM1466ACZZ	<u>9-8</u> 10-8	A C A C		D C	·
	11- 6	AC		c	
TLABM2121HCZZ	9- 8	AD		Ď	
//	10- 8	AD		D	
//	11- 6	AD		D	
TLABM2270SCZZ	3- 23	AB		D	
TLABP1019DCZZ	11- 5	AA	N	<u> </u>	
TLABP1022DCZZ	10- 7	AA	<u>N</u>		<u>↓ </u>
TLABP1023DCZZ	9-7	A A A Ĉ	<u>N</u>		
TLABS1009DCZZ TLABS1026DCZZ	5- 19	AC		D	
TLABZ1546ACSA	1- 48	AC		D	
					· · · · · · · · · · · · · · · · · · ·
UBATN1002DCZZ	1- 38	ΒŲ		В	
//	3- 19	BU		В	
UBNDA1008CCZZ	3- 16	A A		C	
[V]	- <u></u> -	<u> </u>	<u> </u>		ļ
VCCCTS1HH331J	17- 1	AA		<u> </u>	<u> </u>
	<u>17- 2</u> 13- 87	<u> </u>	<u> </u>	C C	<u>├</u> ────┤
VCCCTV1HH101J	13- 87	AA		<u> </u>	<u>├</u>
//	13- 89	AA		C C	<u> </u>
	13 - 90	A A		č	
//	13- 91	AA		Č	
//	13- 92	AA		C	· · · ·
11	13- 93	<u> </u>		C	
//	13- 94	<u>A A</u>		<u> </u>	
	13- 95	A A		<u> </u>	
<u>//</u>	13- 96 19- 31	<u> </u>		 C	<u>}</u>
VCCCTV1HH220J	13- 61	AA			
//	13- 62	AA		<u> </u>	
VCCCTV1HH221J	13- 115	AA		-č	
//	13-117	AA		C	·····
//	13-118	A A		C	
//	13- 119	A A		C	
	13-120	AA		<u> </u>	
//	13-121	<u> </u>		<u> </u>	
// // // // // // // // // // // // //	13- 122 13- 123	A A A A		<u> </u>	
<u> </u>	13 123	AA		<u> </u>	
	13- 125	AA		č	····
	13- 126	AA		Ċ	
VCCCTV1HH470J	13- 39	AA		C	
//	13- 41	AA		<u> </u>	
	13- 65	A A		<u>C</u>	
	13- 66	<u> </u>		<u> </u>	
//	<u>13- 67</u> 13- 83	A A A A		<u>с</u>	
//	13- 83	AA	+		
	13- 98	AA		Č_	
"	13- 99	AA		<u> č </u>	
//	13- 101	AA		С	
	19- 21	AA		C	
<i> </i>	19- 24	A A		<u>_</u> <u>c</u>	
VCCSPU1HL101J	<u>19- 32</u>	AA		C	<u> </u>
// VCKVT01554747	19- 33	A A		C	
VCKYTQ1EF474Z VCKYTV1EB103K	13-128 17-5	AB		C C	└───
VCKYTV1EF104Z	17- 5	AA		- C	
//	13-43	AA	+	č	
//	13- 44	AA	+	Č	
	13- 45	ÂĂ		С	
//	13- 46	A A		<u>C</u>	
//	13- 47	AA		C	
//	13- 49	AA		C	
	13- 50	A A		<u>C</u>	
	<u>13- 51</u> 13- 52	<u> </u>	+	C C	
//	13- 52	AA		- <u>C</u>	
<u>//</u>	13- 50	AA	+	C	
<i>"</i>	13- 58	AA	+	č	
"	13- 60	AA		C	
//	13- 68	AA		C	

......

VCKYTV1EF104Z 13-71 AA C " 13-71 AA C " 13-76 AA C " 13-76 AA C " 13-76 AA C " 13-77 AA C " 13-77 AA C " 13-77 AA C " 13-85 AA C " 13-105 AA C " 13-106 AA C " 13-107 AA C " 13-107 AA C " 13-107 AA C " 13-127 AA C " 13-127 AA C " 13-72 AA C " 13-74 AA C " 13-74 AA C " 13-75 AA C " </th <th>PARTS CODE</th> <th>NO.</th> <th>PRICE</th> <th>NEW MARK</th> <th>PART RANK</th> <th></th>	PARTS CODE	NO.	PRICE	NEW MARK	PART RANK	
w 13-75 AA C w 13-75 AA C w 13-76 AA C w 13-76 AA C w 13-79 AA C w 13-85 AA C w 13-85 AA C w 13-86 AA C w 13-106 AA C w 13-107 AA C w 13-107 AA C w 13-127 AA C w 13-127 AA C w 16-2 AA C w 13-75 AA C w 19-7 AA C w 19-5 AA C w 19-7 AA C w 19-7 AA C w 19-7 AA C	VCKYTV1EF104Z					
" 13-76 AA C $"$ 13-76 AA C $"$ 13-77 AA C $"$ 13-77 AA C $"$ 13-76 AA C $"$ 13-76 AA C $"$ 13-76 AA C $"$ 13-86 AA C $"$ 13-107 AA C $"$ 13-107 AA C $"$ 13-107 AA C $"$ 13-127 AA C $"$ 14 AA C $"$ 16-7 AA C $"$ 13-127 AA C $"$ 16-7 AA C $"$ 16-7 AA C $"$ 19-7 AA C $"$ 19-7 AA C $"$ 19-7 AA C <tr< td=""><td></td><td></td><td></td><td></td><td></td><td></td></tr<>						
" 13-76 AA C $"$ 13-79 AA C $"$ 13-79 AA C $"$ 13-85 AA C $"$ 13-85 AA C $"$ 13-106 AA C $"$ 13-106 AA C $"$ 13-107 AA C $"$ 13-107 AA C $"$ 13-107 AA C $"$ 13-127 AA C $"$ 16-5 AA C $"$ 16-7 AA C $"$ 11-8 AA C $"$ 11-7 4 AA C $"$ 11-7 AA C $"$ 11-7 AA C $"$ 19-7 AA C $"$ 19-7 AA C				ļ—		
n 13 77 AA C n 13 79 AA C n 13 84 AA C n 13 86 AA C n 13 86 AA C n 13 100 AA C n 13 106 AA C n 13 107 AA C n 13 107 AA C n 13 114 AA C n 13 127 AA C n 13 14 AA C n 16 5 AA C n 18 3 AA C n 19 6 AA C n 19 14 AA C n 19 14 AA C						· · · ·
" 13-79 AA C " 13-85 AA C " 13-85 AA C " 13-100 AA C " 13-100 AA C " 13-107 AA C " 13-107 AA C " 13-107 AA C " 13-127 AA C " 13-127 AA C " 16-5 5 AA C " 11-6 AA C			+· • · · · · · · · · · · · · · · · · · ·		+	· · · · · · · · · · · · · · · · · · ·
// 13-85 AA C // 13-85 AA C // 13-86 AA C // 13-103 AA C // 13-103 AA C // 13-107 AA C // 13-107 AA C // 13-114 AA C // 13-127 AA C // 14-4 AA C // 14-4 AA C // 18-4 AA C // 19-5 AA C // 19-15 AA C // 19-10 AA C // 19-10 AA C						
" 13-85 AA C " 13-106 AA C " 13-106 AA C " 13-106 AA C " 13-106 AA C " 13-107 AA C " 13-114 AA C " 13-127 AA C " 13-141 AA C " 11-5 5 AA C " 11-6 5 AA C " 11-7 6 AA C " 11-8 3 AA C " 11-8 3 AA C " 11-7 6 AA C " 11-7 6 AA C " 11-7 6 AA C " 11-7 7 AA C " 19-7 AA C - " 19-9 AA C -		· · ·				
" 13 100 AA C $"$ 13 100 AA C $"$ 13 107 AA C $"$ 13 127 AA C $"$ 13 127 AA C $"$ 16 2 AA C $"$ 13 167 5 AA C $"$ 11 6 AA C C $"$ 18 5 AA C C $"$ 19 7 AA C C $"$ 19 7 AA C C $"$ 19 10 AA C C $"$ 19 10 AA C C $"$ 19 12 AA C C $"$ 19						
" 13-100 AA C " 13-105 AA C " 13-107 AA C " 13-107 AA C " 13-107 AA C " 13-104 AA C " 13-107 AA C " 16-5 AA C " 16-5 AA C " 17-6 AA C " 18-4 AA C " 18-5 AA C " 19-6 AA C " 19-7 AA C " 19-8 AA C " 19-9 AA C " 19-17 AA C " 19-18 AA C " 19-19 AA C " 19-20 AA C " 19-23 AA C " 19-28 AA C						
" 13-107 AA C " 13-107 AA C " 13-114 AA C " 13-114 AA C " 13-14 AA C " 16-2 AA C " 17-4 AA C " 17-6 AA C " 18-3 AA C " 18-4 AA C " 19-5 AA C " 19-6 AA C " 19-7 AA C " 19-8 AA C " 19-10 AA C " 19-11 AA C " 19-12 AA C " 19-13 AA C " 19-13 AA C " 19-23 AA C " 19-23 AA C " 19-23 AA C						
" 13-107 AA C " 13-107 AA C " 13-127 AA C " 113-127 AA C " 116-5 AA C " 116-5 AA C " 117-6 AA C " 118-3 AA C " 118-3 AA C " 118-5 AA C " 118-5 AA C " 118-5 AA C " 119-5 AA C " 119-7 AA C " 119-7 AA C " 119-7 AA C " 119-7 AA C " 119-10 AA C " 119-12 AA C " 119-12 AA C "		13-103	AA		С	
" 13-114 AA C $"$ 13-127 AA C $"$ 16-2 AA C $"$ 16-2 AA C $"$ 17-4 AA C $"$ 17-5 AA C $"$ 18-3 AA C $"$ 18-5 AA C $"$ 19-5 AA C $"$ 19-5 AA C $"$ 19-7 AA C $"$ 19-7 AA C $"$ 19-8 AA C $"$ 19-8 AA C $"$ 19-11 AA C $"$ 19-11 AA C $"$ 19-11 AA C $"$ 19-13 AA C $"$ 19-12 AA C $"$ 19-20 AA C	"	13- 100	5 A A		C	
# 13-127 AA C # 16-5 AA C # 17-6 AA C # 17-6 AA C # 17-6 AA C # 18-3 AA C # 18-4 AA C # 18-5 AA C # 19-5 AA C # 19-7 AA C # 19-10 AA C # 19-11 AA C # 19-12 AA C # 19-13 AA C # 19-14 AA C # 19-20 AA C # 19-21 AA C # 19-22 AA C #<	"	13- 10	AA		C	
" 16- 2 AA C " 10- 5 AA C " 17- 4 AA C " 18- 3 AA C " 18- 3 AA C " 18- 5 AA C " 19- 5 AA C " 19- 5 AA C " 19- 6 AA C " 19- 8 AA C " 19- 10 AA C " 19- 10 AA C " 19- 11 AA C " 19- 13 AA C " 19- 18 AA C " 19- 20 AA C " 19- 21 AA C " 19- 22 AA C " 19- 23 AA C					C	
" 16-5 AA C $"$ 17-6 AA C $"$ 18-4 AA C $"$ 18-4 AA C $"$ 18-4 AA C $"$ 18-5 AA C $"$ 19-5 AA C $"$ 19-7 AA C $"$ 19-8 AA C $"$ 19-9 AA C $"$ 19-10 AA C $"$ 19-11 AA C $"$ 19-12 AA C $"$ 19-13 AA C $"$ 19-14 AA C $"$ 19-17 AA C $"$ 19-18 AA C $"$ 19-20 AA C $"$ 19-23 AA C $"$ 19-23 AA C $"$ 19-24 AA C $"$ 19-25 AA						
" 17- 4 AA C " 17- 6 AA C " 18- 3 AA C " 18- 5 AA C " 18- 5 AA C " 19- 5 AA C " 19- 5 AA C " 19- 8 AA C " 19- 8 AA C " 19- 10 AA C " 19- 10 AA C " 19- 11 AA C " 19- 12 AA C " 19- 13 AA C " 19- 20 AA C " 19- 20 AA C " 19- 28 AA C " 19- 28 AA C " 13- 53 AA C <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
" 17-6 AA C " 18-3 AA C " 18-4 AA C " 18-5 AA C " 19-5 AA C " 19-7 AA C " 19-7 AA C " 19-7 AA C " 19-8 AA C " 19-10 AA C " 19-11 AA C " 19-12 AA C " 19-13 AA C " 19-17 AA C " 19-18 AA C " 19-20 AA C " 19-23 AA C " 19-20 AA C " 19-22 AA C " 19-23 AA C " 19-24 AA C " 19-25 AA C <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
" 18-3 AA C " 18-5 AA C " 19-5 AA C " 19-5 AA C " 19-7 AA C " 19-10 AA C " 19-11 AA C " 19-12 AA C " 19-13 AA C " 19-17 AA C " 19-20 AA C " 19-20 AA C " 19-23 AA C " 19-23 AA C " 19-24 AA C W 13-53						
" 18-4 AA C " 18-5 AA C " 19-5 AA C " 19-7 AA C " 19-8 AA C " 19-9 AA C " 19-10 AA C " 19-11 AA C " 19-12 AA C " 19-13 AA C " 19-17 AA C " 19-17 AA C " 19-17 AA C " 19-17 AA C " 19-20 AA C " 19-23 AA C " 19-24 AA C " 19-25 AA C " 19-28 AA C " 13-53 AA C " 13-54 AA C " 13-54 AA C		-				
" 18-5 AA C $"$ 19-5 AA C $"$ 19-5 AA C $"$ 19-7 AA C $"$ 19-10 AA C $"$ 19-11 AA C $"$ 19-11 AA C $"$ 19-13 AA C $"$ 19-17 AA C $"$ 19-20 AA C $"$ 19-20 AA C $"$ 19-22 AA C $"$ 19-27 AA C $"$ 19-27 AA C $"$ 13-53 AA C						
" 19-5 AA C " 19-6 AA C " 19-7 AA C " 19-8 AA C " 19-9 AA C " 19-10 AA C " 19-11 AA C " 19-12 AA C " 19-13 AA C " 19-17 AA C " 19-17 AA C " 19-20 AA C " 19-20 AA C " 19-20 AA C " 19-21 AA C " 19-22 AA C WCKYTV1EF22313-112 AA C WCKYTV1EF4232 13-112 AA C " 13-53 AA C " 13-54 AA C " <td< td=""><td></td><td></td><td></td><td></td><td></td><td> </td></td<>						
" 19-6 AA C " 19-7 AA C " 19-8 AA C " 19-9 AA C " 19-10 AA C " 19-11 AA C " 19-12 AA C " 19-13 AA C " 19-13 AA C " 19-13 AA C " 19-17 AA C " 19-20 AA C " 19-20 AA C " 19-20 AA C " 19-20 AA C " 19-23 AA C " 19-26 AA C " 19-27 AA C WCKYTV1EF223Z 13-48 AA C " 13-53 AA C W		-				
N 19- 7 AA C N 19- 8 AA C N 19- 10 AA C N 19- 11 AA C N 19- 11 AA C N 19- 11 AA C N 19- 12 AA C N 19- 13 AA C N 19- 13 AA C N 19- 20 AA C N 19- 23 AA C N 19- 23 AA C N 19- 28 AA C N 13- 42 AA C N 13- 53 AA C N 13- 54 AA C N 13- 55 AA C <	·····					
N' 19-8 AA C N' 19-9 AA C N' 19-10 AA C N' 19-11 AA C N' 19-12 AA C N' 19-12 AA C N' 19-12 AA C N' 19-13 AA C N' 19-18 AA C N' 19-20 AA C N' 19-23 AA C N'' 19-23 AA C N'' 19-26 AA C N'' 19-26 AA C N'' 19-28 AA C $VCKYTV1EF223Z$ 13-48 AA C $VCKYTV1HE723Z$ 13-48 AA C N'' 13-53 AA C N'' 13-63 AA C N'' 13-72						<u> </u>
" 19-9 AA C " 19-10 AA C " 19-11 AA C " 19-12 AA C " 19-12 AA C " 19-13 AA C " 19-13 AA C " 19-13 AA C " 19-13 AA C " 19-19 AA C " 19-20 AA C " 19-23 AA C " 19-26 AA C " 19-27 AA C " 19-28 AA C " 19-28 AA C " 13-53 AA C " 13-54 AA C " 13-55 AA C " 13-78 AA C " 13						
" 19-10 AA C $"$ 19-11 AA C $"$ 19-11 AA C $"$ 19-12 AA C $"$ 19-13 AA C $"$ 19-17 AA C $"$ 19-18 AA C $"$ 19-20 AA C $"$ 19-21 AA C $"$ 19-23 AA C $"$ 19-26 AA C $"$ 19-27 AA C $"$ 19-28 AA C $"$ 19-27 AA C $"$ 19-28 AA C $VCKYTV1EF473Z$ 13-48 AA C $VCKYTV1EF473Z$ 13-48 AA C $"$ 13-55 AA C $"$ 13-63 AA C $"$ 13-72 AA C $"$ 13-72 AA C $"$ <						
" 19-11 AA C " 19-12 AA C " 19-12 AA C " 19-13 AA C " 19-13 AA C " 19-19 AA C " 19-20 AA C " 19-21 AA C " 19-23 AA C " 19-26 AA C " 19-28 AA C " 19-28 AA C " 19-28 AA C VCKYTV1EF473Z 13-42 AA C VCKYTV1HB102K 13-42 AA C " 13-53 AA C " 13-54 AA C " 13-63 AA C " 13-72 AA C " 13-73 AA C " 13-78 AA C " 13-78 AA C<						
" 19-12 AA C " 19-13 AA C " 19-17 AA C " 19-17 AA C " 19-17 AA C " 19-19 AA C " 19-20 AA C " 19-20 AA C " 19-20 AA C " 19-26 AA C " 19-26 AA C " 19-26 AA C " 19-27 AA C " 19-26 AA C " 19-23 AA C " 19-28 AA C " 19-28 AA C " 13-53 AA C " 13-55 AA C " 13-73 AA C " 1	~~ ~					<u> </u>
" 19-13 AA C " 19-17 AA C " 19-17 AA C " 19-18 AA C " 19-18 AA C " 19-20 AA C " 19-20 AA C " 19-23 AA C " 19-23 AA C " 19-23 AA C " 19-23 AA C " 19-27 AA C " 19-27 AA C " 19-28 AA C VCKYTV1EF223Z 13-112 AA C VCKYTV1HB102K 13-42 AA C " 13-53 AA C " 13-64 AA C " 13-73 AA C " 13-73 AA C	····					<u> </u>
# 19- 17 A A C # 19- 18 A A C # 19- 19 A A C # 19- 20 A A C # 19- 23 A A C # 19- 26 A A C # 19- 28 A A C # 19- 28 A A C # 19- 28 A A C WCKYTV1EF223Z 13- 112 A A C WCKYTV1EF473Z 13- 48 A A C # 13- 53 A A C # 13- 54 A A C # 13- 64 A A C # 13- 72 A A C # 13- 73 A A C # 13- 13- 14 A						
" 19- 18 AA C " 19- 19 AA C " 19- 20 AA C " 19- 23 AA C " 19- 28 AA C " 19- 28 AA C VCKYTV1EF223Z 13- 112 AA C VCKYTV1HB102K 13- 53 AA C " 13- 54 AA C " 13- 69 AA C " 13- 69 AA C " 13- 73 AA C " 13- 80 AA C " 13- 80 AA C " 13- 102 <td></td> <td></td> <td></td> <td> · _</td> <td></td> <td></td>				· _		
" 19-19 AA C $"$ 19-20 AA C $"$ 19-23 AA C $"$ 19-23 AA C $"$ 19-23 AA C $"$ 19-23 AA C $"$ 19-28 AA C $"$ 19-28 AA C $VCKYTV1EF473Z$ 13-48 AA C VCKYTV1EF473Z 13-48 AA C $VCKYTV1HB102K$ 13-42 AA C $"$ 13-53 AA C $"$ 13-55 AA C $"$ 13-63 AA C $"$ 13-73 AA C $"$ 13-102 AA C $"$ 13-104 AA C $"$ <						
" 19-20 AA C $"$ 19-23 AA C $"$ 19-26 AA C $"$ 19-26 AA C $"$ 19-28 AA C $"$ 19-28 AA C $"$ 19-28 AA C $"$ 19-28 AA C $"$ 12-33 AA C $VCKYTV1EF473Z$ 13-48 AA C $VCKYTV1EF473Z$ 13-48 AA C $"$ 13-53 AA C $"$ 13-53 AA C $"$ 13-53 AA C $"$ 13-64 AA C $"$ 13-73 AA						· · ······
" 19-23 AA C " 19-26 AA C " 19-27 AA C " 19-27 AA C " 19-27 AA C " 19-28 AA C " 19-23 Ia-40 A C VCKYTV1EF473Z 13-48 AA C	······					
// 19-26 AA C // 19-27 AA C // 19-28 AA C VCKYTV1EF223Z 13-112 AA C VCKYTV1EF473Z 13-48 AA C VCKYTV1EF473Z 13-48 AA C // 13-53 AA C // 13-53 AA C // 13-55 AA C // 13-55 AA C // 13-64 AA C // 13-69 AA C // 13-72 AA C // 13-78 AA C // 13-80 AA C // 13-80 AA C // 13-80 AA C // 13-80 AA C // 13-102 AA C // 13-102 AA C // 13-104 AA C // 13-105						
// 19-27 AA C // 19-28 AA C VCKYTV1EF223Z 13-112 AA C VCKYTV1EF473Z 13-42 AA C // 13-53 AA C // 13-53 AA C // 13-55 AA C // 13-54 AA C // 13-64 AA C // 13-64 AA C // 13-64 AA C // 13-69 AA C // 13-72 AA C // 13-73 AA C // 13-80 AA C // 13-80 AA C // 13-102 AA C // 13-102 AA C // 13-102 AA C // 13-102 AA C </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
# 19-28 AA C VCKYTV1EF473Z 13-112 AA C VCKYTV1EF473Z 13-48 AA C WCKYTV1EF473Z 13-48 AA C WCKYTV1HB102K 13-53 AA C # 13-53 AA C # 13-53 AA C # 13-63 AA C # 13-63 AA C # 13-64 AA C # 13-69 AA C # 13-72 AA C # 13-73 AA C # 13-73 AA C # 13-73 AA C # 13-80 AA C # 13-80 AA C # 13-102 AA C # 13-105 AA C # 13-105 AA C # 13-113 AA C # 13-113	the second second second second second second second second second second second second second second second se					
VCKYTV1EF223Z 13-112 AA C VCKYTV1EF473Z 13-48 AA C W 13-53 AA C W 13-53 AA C W 13-54 AA C W 13-55 AA C W 13-63 AA C W 13-64 AA C W 13-63 AA C W 13-73 AA C W 13-73 AA C W 13-73 AA C W 13-78 AA C W 13-78 AA C W 13-78 AA C W 13-80 AA C W 13-80 AA C W 13-80 AA C W 13-102 AA C W 13-104 AA C W 13-113 AA C W 13-114 AA <t< td=""><td></td><td></td><td></td><td></td><td></td><td>·</td></t<>						·
VCKYTV1EF473Z 13-48 AA C WCKYTV1HB102K 13-42 AA C W 13-53 AA C W 13-53 AA C W 13-53 AA C W 13-53 AA C W 13-54 AA C W 13-55 AA C W 13-63 AA C W 13-64 AA C W 13-73 AA C W 13-73 AA C W 13-78 AA C W 13-78 AA C W 13-80 AA C W 13-102 AA C W 13-102 AA C W 13-104 AA C W 13-113 AA C W 13-113 AA C W 13-124 AA C W 19-22 AA <						
VCKYTV1HB102K 13-42 AA C // 13-53 AA C // 13-55 AA C // 13-55 AA C // 13-63 AA C // 13-63 AA C // 13-64 AA C // 13-64 AA C // 13-73 AA C // 13-78 AA C // 13-78 AA C // 13-78 AA C // 13-80 AA C // 13-80 AA C // 13-80 AA C // 13-102 AA C /// 13-103 AA C // 13-104 AA C // 13-105 AA C // 13-113 AA C // 13-12 AA C // 18-1 AA						
// 13-54 AA C // 13-55 AA C // 13-63 AA C // 13-63 AA C // 13-63 AA C // 13-69 AA C // 13-72 AA C // 13-73 AA C // 13-73 AA C // 13-78 AA C // 13-78 AA C // 13-81 AA C // 13-82 AA C // 13-102 AA C // 13-102 AA C // 13-104 AA C // 13-104 AA C // 13-104 AA C // 13-113 AA C // 13-116 AA C // 19-15 AA C // 19-22 AA <						
// 13-55 AA C // 13-63 AA C // 13-64 AA C // 13-69 AA C // 13-64 AA C // 13-64 AA C // 13-72 AA C // 13-73 AA C // 13-73 AA C // 13-78 AA C // 13-78 AA C // 13-78 AA C // 13-78 AA C // 13-80 AA C // 13-80 AA C // 13-102 AA C // 13-102 AA C // 13-104 AA C // 13-113 AA C // 13-116 AA C // 19-16 AB C // 19-22 AA		13- 53			_ <u>c</u>	
// 13-63 AA C // 13-64 AA C // 13-69 AA C // 13-69 AA C // 13-72 AA C // 13-73 AA C // 13-78 AA C // 13-78 AA C // 13-78 AA C // 13-80 AA C // 13-80 AA C // 13-80 AA C // 13-102 AA C // 13-104 AA C // 13-105 AA C // 13-113 AA C // 13-113 AA C // 13-113 AA C // 13-116 AA C // 18-1 AA C // 18-2 AA C // 19-22 AA		13- 54	AA		C	
// 13-64 AA C // 13-69 AA C // 13-72 AA C // 13-72 AA C // 13-72 AA C // 13-72 AA C // 13-78 AA C // 13-80 AA C // 13-102 AA C // 13-105 AA C // 13-113 AA C // 13-113 AA C // 13-113 AA C // 13-114 AA C // 18-1 AA C // 18-2 AA C // 19-25 AA C	11	13~ 55	AA		С	
// 13-69 AA C // 13-72 AA C // 13-73 AA C // 13-80 AA C // 13-80 AA C // 13-81 AA C // 13-82 AA C // 13-102 AA C // 13-104 AA C // 13-104 AA C // 13-113 AA C // 13-116 AA C // 13-116 AA C // 16-3 AA C // 18-1 AA C // 19-15 AA C // 19-25 AA C // 19-25 AA C	<i>II</i>	13- 63	A A			
// 13- 72 AA C // 13- 73 AA C // 13- 73 AA C // 13- 78 AA C // 13- 81 AA C // 13- 81 AA C // 13- 82 AA C // 13- 102 AA C // 13- 104 AA C // 13- 105 AA C // 13- 113 AA C // 13- 116 AA C // 16- 3 AA C // 18- 1 AA C // 19- 15 AA C // 19- 25 AA C // 19- 14 AF	//	13- 64	A A		C	
// 13- 73 AA C // 13- 78 AA C // 13- 80 AA C // 13- 82 AA C // 13- 102 AA C // 13- 102 AA C // 13- 104 AA C // 13- 105 AA C // 13- 113 AA C // 13- 116 AA C // 13- 116 AA C // 18- 1 AA C // 19- 15 AA C // 19- 22 AA C // 19- 24 AA C // 19- 16	//					
// 13- 78 Â A C // 13- 80 A A C // 13- 81 A A C // 13- 102 A A C // 13- 104 A A C // 13- 105 A A C // 13- 113 A A C // 13- 113 A A C // 13- 113 A A C // 113- 116 A A C // 18- 1 A A C // 18- 1 A A C // 19- 19 A A C // 19- 14 A B C // 19-	//					
// 13- 80 A A C // 13- 81 A A C // 13- 81 A A C // 13- 82 A A C // 13- 82 A A C // 13- 82 A A C // 13- 104 A A C // 13- 105 A A C // 13- 105 A A C // 13- 113 A A C // 13- 116 A A C // 16- 3 A A C // 18- 1 A A C // 19- 12 A A C // 19- 22 A A C // 19- 25 A A C // 19- 3 A A C // 19- 3 A A C // 19- <			A A			
// 13- 81 Å A C // 13- 82 Å A C // 13- 102 Å A C // 13- 105 Å A C // 13- 113 Å A C // 13- 113 Å A C // 13- 116 Å A C // 13- 116 Å A C // 16- 3 Å A C // 18- 1 Å A C // 19- 15 Å A C // 19- 15 Å A C // 19- 16 Å B C // 19- 14 Å A C // 19- 14 Å B C // 116						ļ,
// 13-102 A C // 13-104 A C // 13-105 A C // 13-105 A C // 13-113 A C // 13-116 A C // 13-116 A C // 16-3 A C // 16-4 A C // 16-3 A C // 18-1 A C // 19-15 A C // 19-15 A C // 19-22 A C // 19-25 A C // 19-25 A C // 19-25 A C // 19-25 A C // 19-20 A C // 19-3 A						
// 13-102 A C // 13-104 A C // 13-105 A C // 13-105 A C // 13-113 A C // 13-116 A C // 13-116 A C // 16-3 A C // 16-4 A C // 16-3 A C // 18-1 A C // 19-15 A C // 19-15 A C // 19-22 A C // 19-25 A C // 19-25 A C // 19-25 A C // 19-25 A C // 19-20 A C // 19-3 A	· · · · · · · · · · · · · · · · · · ·				<u> </u>	
// 13-104 A A C // 13-105 A A C // 13-105 A A C // 13-113 A A C // 13-113 A A C // 13-113 A A C // 13-116 A A C // 13-116 A A C // 16-3 A A C // 16-4 A A C // 18-2 A A C // 19-15 A A C // 19-22 A A C // 19-25 A A C // 19-25 A A C // 19-25 A A C // 19-3 A A C // 19-3 A A C // 19-3 A A C // 10-5M 13-59 A E C // 10-14 A F C ////////////////////////////////////					- <u>c</u>	
// 13- 105 A A C // 13- 113 A A C // 13- 113 A A C // 13- 116 A A C // 16- 3 A A C // 16- 4 A A C // 18- 1 A A C // 19- 15 A A C // 19- 15 A A C // 19- 25 A A C // 19- 25 A A C // 19- 3 A A C // 19- 3 A A C // 19- 3 A A C // 19- 4 A A C // 19- 4 A A C // 19- 3 A E C // 19- 4 A F C // 19- 14					<u>_</u>	
// 13-113 AA C // 13-116 AA C // 13-116 AA C // 16-3 AA C // 16-3 AA C // 18-1 AA C // 18-1 AA C // 18-1 AA C // 18-2 AA C // 19-15 AA C // 19-22 AA C // 19-22 AA C // 19-22 AA C // 19-25 AA C // 19-25 AA C // 19-3 AA C // 19-3 AA C // 19-3 AA C // 19-3 AE C // 19-4 AF C // 19-3 AE C // 17-3 AE C <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
// 13-116 A A C // 16-3 A A C // 16-4 A A C // 16-4 A A C // 18-1 A A C // 18-2 A A C // 19-15 A A C // 19-15 A A C // 19-22 A A C // 19-25 A A C // 19-25 A A C // 19-25 A A C // 19-3 A A C // 19-4 A A C // 19-4 A A C // 19-4 A A C // 19-3 A A C // 19-4 A A C // 19-3 A E C // 19-3 A E C // 19-3 A E C // 19-30 A F						
// 16-3 Â A C // 16-4 Â A C // 16-4 Â A C // 18-1 Â A C // 18-1 Â A C // 18-2 Â A C // 19-15 Â A C // 19-15 Â A C // 19-22 Â A C // 19-25 Â A C // 19-25 A A C // 19-25 A A C // 19-3 A A C // 19-3 A A C // 19-4 A A C // 19-3 A E C // 19-4 A F C // 19-9 A F <td< td=""><td></td><td></td><td></td><td></td><td>-7-</td><td></td></td<>					-7-	
// 16- 4 A A C // 18- 1 A A C // 18- 1 A A C // 19- 15 A A C // 19- 15 A A C // 19- 15 A A C // 19- 22 A A C // 19- 25 A A C // 19- 3 A A C // 11 113- 59 A E C // 110 13- 59 A E C // 110 18- 6 A E C // 19- 29 A F C						
// 18-1 A A C // 18-2 A A C // 19-15 A A C // 19-15 A A C // 19-22 A A C // 19-3 A A C //CKYTV1HB103K 19-16 A B C //CKYTV1HB221K 19-3 A A C //CSAPJ1AE106M 13-59 A E C // 19-4 A A C C // 18-6 A E C C // 19-14 A F C C // 19-29 A F C C // 19-30 A F C C // 19			AA			·····
// 18-2 A C // 19-15 A C // 19-15 A C // 19-22 A C // 19-22 A C // 19-22 A C // 19-22 A C // 19-25 A C // 19-3 A C // 19-4 A C // 19-4 A C // 13-59 A C // 13-59 A C // 18-6 A C // 19-14 A F C // 19-30 A F C // 19-30 A <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
// 19- 15 Å Å C // 19- 22 Å Å C // 19- 22 Å Å C // 19- 25 Å Å C //CKYTV1HB103K 19- 16 Å B C //CKYTV1HB221K 19- 3 Å Å C // 19- 4 Å Å C // 17- 3 Å E C // 18- 6 Å E C // 19- 14 Å F C // 19- 30 Å F C // 19- 30 Å F C // HDDA 204K///-1 <td>······································</td> <td></td> <td></td> <td></td> <td></td> <td></td>	······································					
// 19-22 AA C // 19-25 AA C //CKYTV1HB103K 19-16 AB C //CKYTV1HB221K 19-3 AA C //CKYTV1HB221K 19-3 AA C /// 19-4 AA C // 19-7 AE C // 19-7 AE C // 17-3 AE C // 17-3 AE C // 18-6 AE C // 19-29 AF C // 19-30 AF C // HDA204K//-1 17-11 AC B		19- 15				
// 19-25 AA _C //CKYTV1HB103K 19-16 AB C //CKYTV1HB221K 19-3 AA C //CKYTV1HB221K 19-4 AA C ////////////////////////////////////	//					
VCKYTV1HB221K 19-3 AA C // 19-4 AA C // 19-4 AA C //CSAPJ1AE106M 13-59 AE C // 17-3 AE C // 17-3 AE C // 17-3 AE C // 18-6 AE C //CSAPJ1CE336M 19-14 AF C // 19-29 AF C // 19-30 AF C // 19-30 AF C // 19-30 AF C // HDA204K//-1 17-11 AC B /HDMA721///-1 13-146 AC B E						
VCKYTV1HB221K 19-3 AA C // 19-4 AA C // 19-4 AA C //CSAPJ1AE106M 13-59 AE C // 17-3 AE C // 17-3 AE C // 17-3 AE C // 18-6 AE C //CSAPJ1CE336M 19-14 AF C // 19-29 AF C // 19-30 AF C // 19-30 AF C // 19-30 AF C // HDA204K//-1 17-11 AC B /HDMA721///-1 13-146 AC B E	VCKYTV1HB103K	19- 16	AB			
VCSAPJ1AE106M 13-59 AE C " 17-3 AE C " 18-6 AE C " 18-6 AE C " 19-14 AF C " 19-30 AF C " 19-30 AF C " 19-30 AF C "HDDA204K//-1 17-11 AC B 'HDMA721///-1 13-146 AC B			AA		C	
// 17-3 Â E C // 18-6 Â E C // C SAP J 1 C E 3 3 6 M 19-14 Â F C // 19-29 A F C // 19-30 A F C // 19-30 A F C // 19-30 A F C // HDDA 2 0 4 K//-1 17-11 A C B // HDMA 7 2 1 ///-1 13-146 A C B						
// 18- 6 A E C /CSAPJICE336M 19- 14 A F C C // 19- 14 A F C C C // 19- 29 A F C C C // 19- 30 A F C C C // HDDA204K//-1 17- 11 A C B C // HDMA721///-1 13- 146 A C B C						
/CSAPJICE336M 19-14 AF C // 19-29 AF C // 19-30 B D						
/CSAPJICE336M 19-14 AF C // 19-29 AF C // 19-30 B D						
// 19-30 A.F. C //HDDA204K///-1 17-11 A.C. B //HDMA721///-1 13-146 A.C. B	CSAPJICE336M		AF			
HDDA204K//-1 17-11 AC B /HDMA721///-1 13-146 AC B						
HDMA721///-1 13-146 AC B						
	/UDMA721///~1 1	13- 146				
/HDMA724///-1 13-149 AD B						

PARTS CODE	NO.		NEW	PART	O BTRAM		PARTS CODE	NO.	PRICE	NEW	PART	10 217A1
VHDMA724///=1	13-150	AD	MARK	RANK	63 EV (Y.50V)		VH1518128AFL8	13- 245	RANK B C	MARK	RANK	
//////////////////////////////////////	13-150	AD		B	<u> </u>		// G	13- 245	BC		NBO NBO	
1	13- 152	A D		B		1	<i>II</i> 0	13- 248	BC		B	
	13-153	AD	-0.1	В			//	13- 249	BC		B	12 5 9 5 1 1 1 1 1
11	13-154	AD		B			//	18~ 8	BC	N	<u>े 8</u> ः	1944 (<u>966</u> 111)
//	13- 155	AD		B	<u> </u>			<u> 18- : 9:</u>	BC	N	B	1433-342241
VHD1SS332//-1	<u>13-147</u> 14-10	AB		B				18- 10	BC	- N	B	
VHERD30EL1/-1 VHIALS38ANS//	14- 10 13- 240	A A A E		B			<u> </u>	<u>18- 11</u> 18- 12	BC	N N	<u>8</u> ≣8≏	1) 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
VHIAM8IEC176/	17- 18	BA		B			//	18- 13	BC		B	
VHIC102FDAB1C	16- 8	BF	N I	В	N	1-	//	18- 14	BC	N	B	N
VHIC102FDAC1C	16- 9	BF	N	В			<u> </u>	18- 15	BC	N	īΒ	67888994444
VH i KM41C464-1	13-200	AQ		В			VH i 7 4 AC 1 1 2 3 8 N	13- 224	AM	-11	<u>58</u>)	2:0(<u>3.3</u> ,1T
	13-201	AQ		B B	<u> </u>		VHI74HCT373MF	<u>13-</u> 219	AH	- 61	<u>, B</u>)	<u>13551542511</u>
	13- 204	AQ		B			VH i 80C286/-12 VH i 80C42G//-1	<u>13-</u> 211 13-220	BP AT		<u> (B)</u>	<u>11.4531933</u> 201125511
1	13-208	ΑÕ		B		1	VH i 80C52N//~1	13- 207	AZ		8	
// 1 0_1	13- 209	ΑQ	1.	B		ſ	VH i 8 2 C 4 5 5 R 4 ÷ 1	13- 227	BY.		5 B (11.867-665
<u>//</u>	13- 212	AQ		В	<u> </u>		VHPGL3ED8//-1	13- 254	AC	1	B	
//	13- 213	AQ	- ()	В	11		VHPGL3EG44/71	13- 256	A A	.1	<u>्र 8</u> ः	Ref Million
VHILH5380MY-1	16- 7	BB		8	<u> </u>	ļ.,	<u> </u>	13- 257	A A		<u>B</u>	1;
VH i LM334Z//-1 VH i LZ95H22/-1	17- 19	AL		B			<u> </u>	<u>13- 258</u> 13- 259	A A A A	-2	8 B	STOKAGEBUE Teet
VHISC146818P1	13- 202	AW		B	<u>// · · · · · · · · · · · · · · · · · · </u>		//	13- 259	AA		B	AUL 210007
VHISC9871//-1	13- 230	BC	- 0.1	В			//	13- 261	AA		B	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
VHISC98898/-1	13- 221	BP		В		Ĩ	VHPGL3HD44/-1	13- 255	AB	<u> </u>	B ()	HELY LODY
VHISN74HCT244	13- 244	A F,		В		· · · ·	VHSDTND104J4M	14- 7	AC	- (В	
//	13-250	AF		B		ł	VRD-HT2EY102J	13- 314	AA.		<u> </u>	
VHISN74HCT245	13-231	AF	- 37 	B	i		VRD-HT2EY332J VRD-RC2EY104G	<u>17- 37</u> 14- 4	AA.		C C	<u> </u>
VHISN74HC02NS	13- 247	AC		B		•	VRD-RC2EY183G	14- 4	A A A A	•		<u>`A</u>
<u> 11134/41002113</u>	13-239	AC		B		1	VRS-TS2AD101J	13- 286	A A		Č	······································
VHISN74HC04NS	13- 228	AC		B			//	13- 287	AA		Č	
VHISN74HC08DB	13-233	AC	-	B	·	۶	//	13- 302	AA		С	1 I I I I I I I I I I I I I I I I I I I
- <i>II</i> - 1 - 1	13- 234	A C	<u></u>	B		1	<u> </u>	17- 28	A A	1	С	2
///	13-235	AC		B			<u> </u>	19- 74	A A	01	<u>C</u>	
VHISN74HC238S	<u>13-218</u> 13-225	AF	<u>- 1</u> 01	B			// VRS-TS2AD102J	<u>19-</u> 75 13-271-	A A-		<u> C3</u>] C	<u> MBEV (</u> DQ)
VHISN74HC27NS	13- 225	AC.		В			# 0	13- 293	AA	-8,1		NAN YADONY
VHISN74HC30NS	13- 243	AC		B			<u> </u>	19- 71	AA	<u></u>	Ċ	
VHISN74HC32NS	17- 17	AK.		B			//	19- 76	AA		С	
VH i SN74LS06-1	19- 62	AE		<u> </u>	CALL OF THE		//	19- 77	AA.	j	<u> </u>	
VHISN74LS07-1	19- 38	AK.	<u> </u>	<u>B</u> ,	1944 <u>- 1</u>		//	19- 80	AA	· .	C	· · · ·
// VHISN74LS14-1	19-40	AK		<u>B</u>	, ¹		VRS-TS2AD103J	<u>13- 282</u> 13- 289	AA.		C C	3
VHITC7S04FTPR	13- 215	AC		B		i i	/	13- 290	AA		č	5
VHITC7S08FTPR	13-237	AC	12.	B	· · · · ·		//	17- 21	AA		č	10 10 1
VHITC7S32FTPR	13- 236	AC	4	В		'	II ()	17- 23	AA,	- 1.2	C	
//	13- 252	AC		B	N		VRS-TS2AD104J	13- 294	A A		C	
VHITC74AC02FN	19- : 52		1	B	<u>N 1</u>	1	VRS-TS2AD150J	17- 29		11	+ <u>C</u> :: -	HALLIDINI
VHITC74AC10FN	13- 203		1	B			VRS-TS2AD151J	17-30	A A		<u> </u>	<u> </u>
VHITC74AC11FN //	<u>19- 50</u> 19- 51		<u> </u>	B			<u>VRS-TS2AD152J</u> VRS-TS2AD153J	<u>13- 296</u> 13- 299			C C	
"	19- 51		<u> </u>	B		1	// // ////////////////////////////////	19- 79	AA.		C	
VHITC74AC174F	13- 241			B) 	VRS-TS2AD154J	13- 270	A A	J		<i>k</i>
VHITC74AC20FN	19- 61	AD.		В			VRS-TS2AD223J	13- 268	AA	i sa i	С	
VHITC74AC32FN	19- 48	A D		B				13- 272	AA		C	· · · · · · · · · · · · · · · · · · ·
VHITC74AC374F	13-214			B			//	13- 273			<u>c</u>	<u>V.</u>
VHITC74AC541F	13-242			B			<u> </u>	13- 274 13- 275	A A) A A;		C C	
VHITC74HC02EN	19- 53			8	h		<i>"</i>	13- 275		-11	- C	
VHITC74HC04EN	19-43.			B			"	13- 277	A A		1. C 9	
	19- 57		1	8			<i>II</i> <u>;</u>	13- 278	AA	2)	C	n i
	19- 58	_A D	51	B	11	: 	<i>II</i>	13- 279	AA		C	HILL Y XOV
VHITC74HC10FN	19- 45		<u>,, .</u>	В			VRS-TS2AD273J	13- 295	AA	-01	C	3
VHITC74HC125F	19-56			B	· · · · · · · · · · · · · · · · · · ·		VRS-TS2AD331J	13- 291	A A		<u>. C</u> S	<u>1017173071</u>
VHITC74HC138F VHITC74HC157F	<u>19- 49</u> 19- 46			<u>В</u> ВЭ :	NUL V157071		VRS-TS2AD332J	<u>13-</u> 280 13-281	A A \ A A		C C	
VHITC74HC153F	19- 47			D ./	1	÷ .	//	13- 297	A A	 •	c	
// //	19- 59	-	<u></u>	B			VRS-TS2AD470J	13- 285	A A		Ċ_	<u> </u>
VHITC74HC74FN	19- 42	+	<u> </u>	V. B S 3	12. 1 49 344	;	//	13- 288	A A		C	
<u> </u>	19- 44		N(1	В	15		VRS-TS2AD472J	13- 298	A A		C	<i>N</i>
//	19- 55			В			//	13- 301	AA	1	C	
VH 1 TC 8 5 6 6 AF - 1	19-41	<u>AZ:</u>		B	<u>100155200</u>		<u> </u>	19- 72	A A		Ċ	
VHIUPD4714GT1 VHI3JD2CA1A-1	13-251 13-206	AW		B		i i	VRS-TS2AD473J	<u>19- 73</u> 13- 300	AA: AA	1111 - 1111	C C	<u>2</u>
VH1518128AFL8	13-216	BC		1 B*		1-1	VRS-TS2AD562J	13- 300	A A		c	
# #	13- 217	BC	1	B			VRS-TS2AD563J	17- 22	AA		Ċ	λ
	13- 222	BC		В			<i> </i>	17- 27	AA	5.5	Ċ	,
//	13- 223	BC		י B	1.6.12.16.13171		VRS-TS2AD565J	13- 269	AA	t_{i}^{-1}	С	<u> </u>
					· · ·							

PARTS CODE	NO.	PRICE	NEW MARK	PART		7	PARTS	CODE	NO.	PRICE	NEW MARK	PART	
VRS-TS2AD683J	19- 78	AA	MAN	C		-				NAIN .	WIANA		
VRS-TS2AD750J	17- 24	AA		C]							
	17- 25	AA		<u>C</u>]							
WEDTAILANK Z 1	17-26	A A		<u> </u>		4							
VSDTA114YK/-1	13- 264 13- 265	A C A C		B		-							
VSDTA144EK/-1	13- 266	AC		B		1		·	<u> </u>	j		├	
VSDTC114YK/-1	13- 263	AC		В]							
//	13- 267	AC		8		4							
VS2SC2D21-RSC	<u>1</u> 3- 262	A F		8		-				- <u></u> _			<u></u>
XBBSD20P06000	5-3	AA		С		4							······
//	13- 313	_A A		<u> č </u>		1							
XBBSD30P06000	5-5	AA		C]							
XBBSF30P06000	<u>1- 37</u> 17- 34	A A		C C		4	l						
XBPSD30P06000 XBPSF30P06000	5-17	<u> </u>				4							
XBPSN20P04000	1- 17	AA		Č	[_]	1							
//	_5- 1	A A		С]							
XBSSD20P04000	2- 4	A A	i	<u> </u>		-	ļ						
XBSSF26P04000 XEBSD26P04000	<u>1-26</u> 4-5	A A A A		 		$\left \right $	<u> </u>		l—			<u> </u>	ļ
XESSD26P10000	4- 23	AA		-C	·	1	}						
XRESJ25-04000	17- 35	AA		C		1							
XUBSF30P10000	5- 18	AA		C		1							
XUPSD30P08000	<u>1- 34</u> 5- 12	<u> </u>		C C		4							
XUSSD26P06000	4- 32	AA		č	·	1							<u> </u>
XUSSD26P07000	4- 3I	AA		č		1							
XUSSD30P06000	2-6	<u>A A</u>		C		1							
[0] 0BR2717ALPWB/	15- 6	BS	N	E		-							
0BR2717CN1///	15- 2	AT	N	-c		í	·						
0BR2717CN3///	15- 1	AY	N	С	·]							
OBR2717GLPWB/	<u>15- 7</u>	BP	<u>N</u>	E	<u></u>								
0BR2717J101//	<u>15- 3</u> 15- 5	AK	N	- <u>c</u>	,	ſ	[
0BR2717S1////	15- 4	AT	N	B	<u> </u>	1	<u> </u>						
0DBBATT8-2200	8-2	ВQ	N	В]							
ODBCABINET-AU ODBCABINET-B/	<u>8-1</u> 8-3	BH BH	N N	D		4						{	······································
ODBCHARGER-UT	8-5		N	Ē							İ	-	<u></u>
ODBCONNECTOR/	8-4	BF	N	C]							
0 i E E 1 6 2 0 0 0 2 6/	6- 16	AA	<u>N</u>	<u>c</u>									
0 i EK 160205/// 0 i EK 32003403/	6-7 6-3	A G A D	<u>N</u>	C C						+			······
0 i EK410793///	6- 12	AB	N	-č		1							
01EK790677///	6- 10	AK	N	C]							·····
0 i E K 7 9 0 6 7 8///	6- 11 6- 6	AA	<u>N</u>	C B		ł							
0 i EK790700///	6- 9	BB	N	B	··	ł	<u> </u>						···
0 i EK790741///	6- 10	AK	N	C									
0 i E K 7 9 0 7 4 2///	6-9	ВВ	N	В									
0 i EK90215603/ 0 i EK902157///	6-2 6-1	A N A M	N N	D		{							
0 i EK902160///	6- 4	AN		s		1							
0 i EK902193///	6-14	ВQ	N	ε		1							
0 i E X B 1 2 2 6 0 4 0 5	6-5	A A	N	C			ļ						
// 0 i EXD21200122	6-13 6-8	A A A A	N	C C	 								
00PJ1AAA2006B	7- 101	BL	N	c						+			
00P2A02AA005A	7-7	AG	N	C	·				·······				
00P2A09AA002A	7- 4	ĂG	N	C									
00P2B72AA001B 00P2B72AA005A	7- 13	AG	N N	C C		[J						
00P2C02AA002A	7-9	ÂG	N	C						<u> </u>		{	
00P4KA4AA019A	7-5	AV	N	C									
00P4KA4AA020A	7-8	BH	N	C				7		ļ]		
00P40AAA0131A 00P41AAA0103A	<u>7- 1</u> 7- 14	BA BA	<u>N</u>	D									{
00P42AAA0271C	7- 14	BF	N	C			<u>}</u>					~ +	i
00P49AAA2002A	7- 12	AR	N	D									
	12- 1	AT	<u>N</u>	D									
00P62AAA0271A 00P72AAA0052A	7-6	AV	<u>N</u>	C C									
00P74AAA0123A	7- 11	AN	<u>N</u>	Ċ			}			<u> </u>			
	12- 2	AY	N	D									
┝━──────┤·				<u> </u>					<u> </u>				
					d		L	<u> </u>		i			لـــــي

	en en en en en en en en en en en en en e
	PARTE GODE LE ROL PERTENT ANTALIS PARTE GODE LE ROL PERTENT ANTALIS PARTE PARTE LE ROL PERTENT ANTALIS
	그는 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같
	- 「「「」」「「」」「「」」「「」」「」」「「」」」「「」」」「「」」」「「
	$\frac{1}{2} = \frac{1}{2} \left[\frac{1}{2} + 1$
	· · · · · · · · · · · · · · · · · · ·
	- 1 「「「「」」「「」」「「」」「「」」「「」」「」「」」「」「」」「」」「」」「
	$\frac{1}{1} \left[\begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 $
n ben en	

•

02320

•

SHARP

YE<u>−</u>622

COPYRIGHT © 1990 BY SHARP CORPORATION

All rights reserved. Printed in Japan. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without prior written permission of the publisher.

> SHARP CORPORATION Information Systems Group Quality & Reliability Control Center Yamatokoriyama, Nara 639-11, Japan 1990 June Printed in Japan (S)