Owner's Manual

Model 2065

64K Dynamic RAM Module



CCS MODEL 2065 64K DYNAMIC RAM OWNER'S MANUAL

CALIFORNIA COMPUTER SYSTEMS
250 CARIBBEAN DRIVE
SUNNYVALE, CA 94086
COPYRIGHT 1980
89000-02065

TABLE OF CONTENTS

	<u>, </u>	
	INTR	ODUCTION
	1.0	BOARD SETUP
		1.1 Bank Select Jumpers 1-1 1.2 Block Select Jumpers 1-2 1.3 Bank Reset Select Jumper 1-3 1.4 Phantom Enable Jumper 1-3 1.5 CPU Select Jumper 1-3
2.0 THEORY OF OPERATION		THEORY OF OPERATION
		2.1 The RAM Array 2-1 2.2 Addressing the Memory 2-2 2.3 Enabling the Memory 2-3 2.4 Accessing the Memory 2-5 2.5 Refreshing the Memory 2-8
	APPE	
		THE 2065 SYSTEM BUS
		A.1 Conformance to the IEEE Proposed Standards
	в.0	TECHNICAL INFORMATION
	C.0	LIMITED WARRANTY
L		
	1-1 1-2 2-1 A-1 B-1	BANK PORT ADDRESS 40H

B-3 RAM ARRAY CONFIGURATION B-8

TABLES

INTRODUCTION

CCS's 2065A 64K Dynamic Ram board provides your S-100 system with 64K of reliable, high-speed dynamic RAM. Compatible with most of the major S-100 systems on the market, including those with front panels, it supports DMA operations and requires no Wait states with the current microprocessors.

The 2065 is designed for memory expansion; it allows you to expand your memory up to 512K. Through the bank select system, you can hardware-assign your board to any level or combination of levels of 64K and then software-select the bank you wish to work with. When the board's bank is selected, the Bank LED is lit. The 2065's bank select system is compatible with the bank select systems used by Cromemco, North Star, and others.

In addition, the 2065 gives you flexible memory. Any 16K memory block can be completely disabled or can be made independent of the bank select system, allowing it to be enabled any time it is addressed, regardless of which bank is selected. All 64K can also be enabled every time you turn on or reset your system, without the board's bank being software-selected first. When an enabled 16K block is addressed, the Board LED is lit.

The 2065 also gives you reliable memory. Its dynamic memory refresh circuitry provides processor-transparent refreshes during normal operations with a Z-80 or 8080 CPU. It also provides for memory refresh during DMA and extended Wait states when normal refresh generation is inhibited.

CHAPTER 1

BOARD SETUP

The 2065 dynamic RAM board has a number of features that must be jumper configured or selected. This chapter discusses each of these features in turn. If you need help finding a jumper location, refer to Figure B-1 in Appendix B. Each jumper is clearly identified and referenced to a section below.

1.1 BANK SELECT JUMPERS

The 2065 uses a bank select system which allows you to assign the board to a bank, or level of 64K, and then select the bank you wish to work with by outputting a Bank Select Byte to the Bank Select Port. Each bit of the Bank Select Byte corresponds to one of the memory bank levels 0-7; a bit set to 1 activates the corresponding bank. Jumpers D0-D7 allow you to select which bit this board will respond to; in other words, they allow you to hardware-assign this board to any bank. For example, placing the jumper plug on D0 assigns your board to bank 0. Outputting Bank Select Byte 00000001 to the Bank Select Port would then enable the board. (Note that D0 is the rightmost bit in a data byte and thus the low order bit. On the 2065 board, the D0 jumper is the leftmost jumper. Don't let this reversal confuse you.)


The 2065 board comes with only one jumper plug for jumpers D0-D7, since applications which need 64K of memory assigned to more than one bank are rare. However, you may assign the entire 64K to more than one bank if you wish.

The address of the Bank Select Port is also jumper-selectable. Set jumpers A0-A7 to the desired binary address. For example, if you wanted to use this board with

1-2 SETUP

CCS's Model 2422 Floppy Disk Controller board or in a Cromemco system, both of which address the Bank Select Port at 40h, set jumpers A0-A7 to binary 00000010, as shown in Figure 2-1. Since many systems use port 40h as a bank select port, we suggest you do so also, unless you have strong reason not to.


BANK PORT ADDRESS 40h FIGURE 1-1



Again, A7 is the high order bit, so the port address reads from right to left on the board.

1.2 BLOCK SELECT JUMPERS

It is possible to allow any of the 16K blocks to be enabled independently of the bank select system. By setting a Block Select jumper to ME (Memory Enable), you allow the memory block to be enabled any time the block is addressed, regardless of which bank is currently selected. This makes it possible to do time-sharing in which certain blocks are held reserved for an individual user (bank-dependent blocks) and certain blocks are used in common (bank-independent blocks). To make a block bank-dependent, set the jumper to BE (Bank Enable). To completely disable a 16K block, remove its jumper plug.



For example, to make the first 16K block bank-independent, the second and third blocks bank-dependent, and the fourth block disabled, set the Block Select jumpers as shown in Figure 2-2.

BLOCK SELECT JUMPERS FIGURE 1-2 SETUP 1-3

1.3 BANK RESET JUMPER

The reset circuitry allows you to disqualify the bank select circuitry whenever the system is turned on or reset. If you enable the reset circuitry, all memory blocks on the 2065 board come up enabled on power-on or reset, regardless of whether they are bank dependent or not. If you disable the reset circuitry, bank-dependent blocks are enabled only if you select the board's bank. To enable the reset circuitry, place the RESET jumper plug at position ON.

1.4 PHANTOM ENABLE JUMPER

The input PHANTOM allows an outside memory device capable of generating the signal to selectively overlay any portion of the 2065's memory space. For example, if you owned CCS's Model 2422 Floppy Disk Controller board, enabling the PHANTOM line would allow the space occupied by the Disk Controller's firmware to take precedence over the 2065's corresponding memory space. The advantage of the PHANTOM line is that it allows a byte-by-byte overlay; it is not necessary to disable a complete 16K block because it shares memory space with another memory device. Whether or not you want to enable the PHANTOM line depends on the boards you have in your system; consult your manuals. To enable the PHANTOM line, set the PHANTOM jumper to position ON.

1.5 CPU SELECT JUMPER

We have designed the 2065 board so that its read cycle can be started by either sMEMR or pDBIN. Using sMEMR to start a read cycle often increases memory access time when the board is used with a Z-80 CPU. However, in an 8080 CPU, sMEMR does not change state between two consecutive memory cycles. Thus pDBIN must be used with an 8080 CPU. Setting the CPU SEL jumper so that it selects your type CPU allows the appropriate signal to begin an access cycle during memory reads.

CHAPTER 2

THEORY OF OPERATION

In this chapter we have followed the IEEE convention of denoting active low signals with an asterisk after the signal name. We have assumed that you are familiar with the S-100 signals used by the 2065 board; if you are not, you will find short definitions of the signals in Appendix A.

2.1 THE RAM ARRAY

The memory array consists of four blocks of eight 16K x 1-bit dynamic RAMs. The Data In lines and the Data Out lines of the four chips that share a data bit position are bussed together, creating an internal 8-bit bi-directional data bus. The control and address lines for the eight chips in a 16K block are also tied together, creating one set of control and address lines for the block, while the regulated +5, -5, and +12 volts are distributed equally to all the chips. As a trouble shooting aid, Figure B-3 in Appendix B shows which chips respond to a given address and store a given data bit.

2.2 ADDRESSING THE MEMORY

2.2.1 THE RAM ADDRESS BUS

The industry standard 16K x 1-bit dynamic RAM used on this board is housed in a 16-pin package to provide high density and low cost. In order for the RAM to be housed in such a small package, the 14 address bits needed to address 16K of memory are multiplexed onto seven address lines. The internal memory the RAM chips can be thought of as a 128 x 128 matrix, with each location being specified by a 7-bit row and column Address bits A0-A6 form the row address; bits A7-A13 address. the column address. The memory chips require that the row address be multiplexed first onto their address lines. the address bits are stable, the control input RAS* Address Select) is then pulled low to strobe the bits the chips' internal row address registers. After a minimum length of time the address bits on the RAMs address lines should change to column address bits and the control input CAS* (Column Address Select) is then pulled low to strobe the column address bits into the chips' internal column address registers. (See Figure 2-1).




FIGURE 2-1 RAS AND CAS TIMING

On the 2065, the RAM chips' address lines are tied together, creating a 7-bit RAM address bus. The multiplexing of the row and column address bits from the system bus onto the RAM address bus is controlled by an 8-to-4-line multiplexer, U57,

and a 6-to-3-line multiplexer, U58. Normally the select lines to these multiplexers are high, selecting the B inputs for output. The B inputs to the multiplexers are address lines A0-A6, or the row address bits. The select lines change state just before CAS* becomes active, selecting the A inputs for output. The A inputs are address lines A7-A13, or the column address bits. After CAS* goes inactive, the select lines go high again. The outputs of both multiplexers are set in a high impedance state during Refresh cycles, when the address on the RAM bus comes from the Refresh Address Counter, U43 (see section 2.5.1).

2.2.2 BLOCK SELECTION

Address bits A0-A13 are sufficient only to address one memory location out of 16K; address bits A14-A15 are needed to select one location out of 64K. On the 2065 board, they do so by determining for which of the 16K blocks CAS* will be active. RAS* could have been used for enabling the addressed block instead of CAS*, but since CAS* controls the three-state output buffers on the chips, using CAS* allows the outputs of four blocks to be tied together. U12a, a 2-to-4 line decoder, decodes A14 and A15 into a a CAS* input for one of the 16K blocks when it is enabled. The bits are decoded as follows:

	A14 A15 CAS* ACTIVE FOR BLOCK 0 0 0000 - 3FFF
	0 1 4000 - 7FFF
. 4	1 0 8000 - BFFF 1 1 C000 - FFFF

Table 2-1 CAS* Block Selection

Decoder Ul2a is enabled by the circuitry controlling CAS* timing (section 2.5.2), which in turn is enabled only when the board is selected during a memory read or write.

2.3 ENABLING THE MEMORY

Addressing a memory location within 64K alone is not sufficient to enable the 2065 board. Whether or not the board is enabled depends on the state of the internal signal BOARD

SELECT. When this signal is low, the generation of CAS* is inhibited and the data buffers disabled. Only when it is active high can a memory access cycle be completed. For bank-dependent 16K blocks, the state of BOARD SELECT is dependent on the state of the internal signal BANK SELECT*. The following two sections discuss the Bank Select and Board Select circuitry.

2.3.1 BANK SELECT CIRCUITRY

The selection of a bank takes place during an I/O write to Bank Select Port. On the 2065, the Bank Select Port's address is sensed by eight exclusive-OR gates which compare the address bits on the low byte address bus with the settings of the Bank Port Select jumpers, A0-A7. Only if the address bits match the settings is the gates' open collector output high. This high is NANDed with sOUT and the inverted pWR*. these signals are high, a condition which occurs only during an I/O write, the resulting low from the NAND gate pulls the clock input to flip-flop U31b low. As the inverted pWR* makes its low-to-high transistion at the end of the cycle, the output of the NAND gate is pulled high, clocking U31b. The state of the flip-flop's O* output, which is the BANK SELECT* depends on the state of the D input to the flip-flop when it is clocked. The D input to the bank select flip-flop is the open collector output from the bank byte select circuitry. This line is high only when the 2065 board receives a data byte with a high in a bit position that is jumpered on the BANK BYTE SEL If the line is high when the flip-flop is clocked, iumpers. BANK SELECT* is forced active low and the flip-flop's complementary Q input is forced high, lighting the Bank LED. BANK SELECT* will maintain its state until the flip-flop is clocked again by a new write to the bank select port or until the system is reset.

Depending on the setting of the RESET jumper, BANK SELECT* comes up either active or inactive on reset and power-on. Setting the RESET jumper to ON ties EXT CLR to the flip-flop U31b's Preset input. When EXT CLR goes low as a result of system power-on or reset, the flip-flop is preset and Q*, BANK SELECT*, is forced low. Setting the RESET jumper to OFF ties EXT CLR to the flip-flop's Clear input. In this case when EXT CLR goes low, the flip-flop is cleared and Q* is forced high, thus making BANK SELECT* inactive until the proper bank byte is output to the bank select port as described above.

2.3.2 BOARD SELECT CIRCUITRY

The signal BOARD SELECT is the inverted open collector output of four OR gates. One of the inputs to each OR gate comes from a 2-to-4-line decoder, Ul2b, enabled whenever both sOUT and sINP are inactive. This chip decodes address bits Al4 and Al5 into four outputs, only one of which goes low when a specific memory block is addressed. The state of the other input to each of the OR gates depends on the setting of the BLOCK SELECT jumper for the specific memory block. If the BLOCK SELECT jumper is set to BE, making that block bank-dependent, the input to the OR gate is jumpered to the BANK SELECT* line. Only if BANK SELECT* is active low can the OR gate be pulled low and BOARD SELECT made active. If the BLOCK SELECT jumper is set to ME, making the block bank-independent, the input is jumpered to ground, making it necessary only to address the block to pull the OR gate low and BOARD SELECT high. A low on the open collector line lights the Board LED.

2.4 ACCESSING THE MEMORY

Once a 16K block has been addressed and enabled, a memory access cycle can occur. There are several important timing requirements that must be met during a memory access cycle: RAS* must be generated when the row address bits are stable on the RAM bus; CAS* must follow after a minimum delay and after the column address bits are stable; and the data bits must be available to the CPU on the Data In bus at the appropriate time. To minimize gate delays and maximize memory access time, the 2065 uses several flip-flops in parallel to respond to the different signals from the system bus which indicate a memory access cycle is required.

2.4.1 RAS GENERATION

A memory access cycle begins when either flip-flop U3la or U16a is clocked. Both these flip-flops' D inputs are tied high. U3la is clocked by pWR* or MWRT going active; U16a is clocked by either sMEMR or pDBIN going active, depending on the setting of the CPU SEL jumper (section 1.5). The resulting low on the Q* output of the clocked flip-flop pulls NAND gate U15b high. This signal, inverted and fed through two parallel

drivers, becomes the four RAS* inputs to the RAM blocks. The propagation delays in generating RAS* ensure that the row address bits will be stable on the RAM address bus when RAS* goes active low.

2.4.2 CAS GENERATION

The high signal from U15b also triggers a monostable This chip in turn outputs a high-going multivibrator, Ul4b. pulse of about 200 to 250 nsecs, depending on the speed of the (The length of the pulse is set at the factory.) This signal is NANDed with BOARD SELECT and REFRESH*. If either BOARD SELECT or REFRESH* is low, the pulse will be disqualified at this gate. If all three signals to the gate are high, the resulting low from the NAND gate pulls the select inputs to the address multiplexers low, allowing the column address bits onto The pulse is then inverted and enables the RAM address bus. Inverted once again, it the Data In latch (see 2.4.4 below). enables the 2-to-4-line decoder, Ul2a. This chip then decodes address bits 14 and 15 and pulls the CAS* signal to one of the 16K blocks low. The gate delays in propagating CAS* allow for a sufficient RAS* hold time before CAS* goes active. since there are several gate delays from the time the select lines to the multiplexers change state to the time CAS* becomes active, the column address bits have time to settle on the RAM address bus before CAS* goes low.

2.4.3 RAS AND CAS TERMINATION

The falling edge of the high-going pulse from Ul4b triggers a second monostable multivibrator, Ul4a, which outputs a low-going pulse that clears flip-flops U3la and Ul6a, turning off the RAS* signal. Thus RAS* and CAS* go inactive about the same time. When the output of Ul4a goes high after approximately 50 nsecs, the flip-flops can be clocked again, starting a new memory access cycle.

2.4.4 READ, WRITE, AND DATA BUFFER CONTROL

The control line WR* to the RAM blocks is normally high, making the RAMs read-enabled. During a Memory Read cycle memory access begins when RAS* goes active low and ends when RAS* goes high approximately 250 nsecs later. At this time valid data should be present on the system Data In bus. Because the memory access time is short, the read cycle may be over before a slow CPU has a chance to read the data. Thus although U60, an 8-bit latch/bus driver, latches the data on the internal data lines whenever CAS* is active, it gates the data onto the Data In bus only when pDBIN is active while BOARD SELECT and PHANTOM* are high, allowing the CPU to control the data availability through pDBIN.

During a Memory Write cycle, the control line WRITE* to the RAM blocks will be pulled low by either MWRITE or pWR* being active when BOARD SELECT is active. The same conditions enable U59, an 8-bit buffer which gates the Data Out bits onto the 2065's internal bi-directional data bus where they are latched by the RAMs' internal latches.

2.4.5 DIRECT MEMORY ACCESS

During DMA (Direct Memory Access), the CPU relinquishes control of the bus and the temporary bus master generates pDBIN and pWR*. During a DMA operation involving the 2065, flip-flop U31a is clocked by pWR* as described in section 2.4.1 above, starting a memory write cycle. However, since the CPU SEL jumper may be set so that sMEMR, not pDBIN, clocks flip-flop U16a to start a memory read cycle, the 2065 uses a different flip-flop for generating memory read cycles during DMA. Flip-flop U16b begins a memory read cycle when it is clocked by pDBIN going high while pHLDA is active. Since U16b's D input is tied high, its Q* output goes low, pulling NAND gate U15b high and generating RAS* and CAS* as described above. Flip-flop U16b is cleared by the same pulse from U14a which clears flip-flops U16a and U31a during memory reads and writes.

2.5 REFRESHING THE MEMORY

Dynamic memories need to be refreshed every 2 milliseconds. The 16K RAMs use what is known as a RAS-only refresh. During a RAS*-only refresh, a 7-bit row address is put onto the RAM's address bus from an external counter. RAS* must then be generated. At that time, all memory locations sharing that row address are refreshed. The refresh address counter is then incremented in preparation for the next refresh cycle. Since each location in a dynamic RAM needs to be refreshed every 2 msecs, one row out of the 128 rows of memory needs to be refreshed every 16 usecs. Thus the 2065 board must put out every 16 usecs an internal refresh control signal which multiplexes the refresh address onto the RAM address bus and which generates RAS*.

During normal operations, refreshes occur on the 2065 during the last two clock cycles of every Ml (Op Code Fetch) cycle. During this time the 8080 and Z-80 are involved in internal operations. Since a Z-80 CPU operating at 2 MHz takes 11.5 usecs to execute the longest instruction in its set (an 8080 takes 9 usecs), M1 cycles normally occur frequently enough for the memory to be refreshed adequately by this method. More importantly, a refresh at this time is transparent to the processor, stealing no processing time and causing no signal However, both prolonged Wait states and DMA operations inhibit the execution of Ml cycles. To ensure memory is adequately refreshed during Wait states, the 2065 is designed to automatically generate a refresh cycle if a refresh or memory cycle has not occured within 16 usecs. Because this refresh is asynchronous to the processor, it is not suited for normal operation. During DMA, the normal DMA operations refresh the memory.

2.5.1 THE M1 REFRESH

In the 8080, the falling edge of pDBIN during an M1 cycle marks the begining of internal operations. The 2065 inverts pDBIN and uses the rising edge of the inverted signal to clock flip-flop U45a. The D input to the flip-flop is the M1 signal. If the flip-flop is clocked when M1 is active high, it outputs the active control signals RFSH and RFSH*. RFSH pulls the address multiplexers' output control line high, disabling the multiplexers' output. At the same time it enables U42, an 8-bit buffer which gates the outputs of the Refresh Address Counter, U43, onto the RAM address bus. RFSH* pulls NAND gate

Ul5b high, resulting in the active RAS*. All memory location sharing the row address on the RAM address bus are refreshed while RAS* is low. The high from Ul5b also triggers monostable multivibrator Ul4b as described in section 2.4.2 above. When the pulse from Ul4b is NANDed with the active RFSH*, however, it is disqualified, keeping CAS* from being generated. The falling edge of this pulse triggers Ul4a, and the resulting low pulse clears flip-flop U45a, reseting RFSH and RFSH*. The high RFSH* terminates RAS*, while the low RFSH places the outputs of buffer U42 in high impedance state at the same it causes the Refresh counter, U43, to increment.

In the Z-80, M1 goes inactive about the same time as pDBIN, making it impossible for a flip-flop clocked by pDBIN to catch the MI signal before it goes inactive. Thus the signals used to generate an M1 refresh for an 8080 cannot be used for a Z-80. Happily, however, the Z-80 designers took advantage of fact that the last two T cycles of an Ml cycle are available for refresh and designed the Z-80 to generate a control signal, REFRESH*, during this time. The 2065 board uses this signal to generate a refresh cycle every time REFRESH* goes active. REFRESH* is tied to the Clock 1 input of U62, a counter, which in this case is being used essentially as a negative-edge triggered latch, allowing the refresh cycle, once triggered by REFRESH*, to continue independent of the state of the signal. When REFRESH* goes active, it triggers the counter, pulling the A output of the counter high. high signal is inverted, pulling the Preset line to flip-flop U45a low. This results in the active RFSH and RFSH* signals, which initiate a refresh cycle as described above. The counter is cleared by a low-going pulse from Ul4a, generated at the same time as the high-going pulse. 는 존대에서 기업과 환경을 들었다. 그는 없습니다 것 තවර සහවාසිත වැනිවත්තු වැටි. මට නියම් විශේෂ විශේෂ විශේෂ විශේෂ ප්රාදේශයේ මාස්ථාවිය මෙම විශේෂ විශේෂ විශේෂ විශේෂ ව වර්තිව දැන්නම් මෙම මෙමුන් වැනිවත්තු වන දෙන්න විශේෂ විශේෂ වන විශේෂ විශේෂ විශේෂ වෙන විශේෂ විශේෂ විශේෂ විශේෂ විශේෂ මෙම ප්රාදේශයේ පුතිරුව වැනිවත් වන ගමන දැනිවත් මෙම විශේෂ ව

2.5.2. MEMORY REFRESH DURING WAIT STATES

Because prolonged Wait states may inhibit the CPU's execution of Ml cycles, the asynchronous refresh circuitry on the 2065 is set to generate a refresh if one has not occured within 16 usecs. The Clock 2 input of counter U62 is tied to the 2 MHz signal from the system bus. U62 divides this signal by 4, outputting a signal with a 2 usec cycle time. On the rising edge of this signal, U46, an 8-bit parallel-out shift register, is clocked. This shift register's outputs go high successively as it is clocked. When it has been clocked seven times, its G output goes high. This signal is ANDed with the inverted clock input to the shift register. When the clock input goes low again, the AND gate is forced high. This high,

input to NOR gate U13, pulls the NOR gate's output, pREADY, This allows the asynchronous refresh to be completed without interference from a memory cycle or another refresh On the eighth clock of the shift register, approximately 14 nsecs after the shift register was first clocked, the H output will go high. Inverted, it pulls flip-flop U45a's Preset input low, resulting in the active RFSH and RFSH*. The high H output also pulls NOR gate U13 low, to keep pREADY low, since the G output goes low as H goes high. To ensure pREADY stays low for a complete Refresh cycle, the rising-edge of the G output also clocks flip-flop U45b. resulting high from U45b pulls pREADY low. The counter and shift register are cleared by the low-going pulse from Ul4b, while flip-flops U45a and U45b are reset by the low-going pulse from Ul4a. Since the low-going pulse from Ul4b is generated during any refresh or memory cycle, the counter and shift register are usually cleared before they have a chance to generate a refresh.

Occasionally, the 2065 board may be shipped with dynamic RAMs which require refreshing every 1 msec instead of every 2 msecs. In this case, the factory will have set the the asynchronous refresh circuitry to generate refreshes every 8 usecs instead of 16 by jumpering the divide-by-8 output of counter U62 to the shift register's clock.

2.5.3 MEMORY REFRESH DURING DMA

During DMA operations, M1 cycles are inhibited. However, RAS* is generated as described in section 2.4.5 above whenever either pWR* or pDBIN are active during a DMA operation. All the memory locations sharing the row address on the RAM address bus at that time are then refreshed, whether or not the board is selected; CAS* alone is disqualified when BOARD SELECT is low. Because of the frequency with which memory cycles occur during DMA, the memory is refreshed adequately by this method.

APPENDIX A THE 2065 SYSTEM BUS

A.1 CONFORMANCE TO THE IEEE PROPOSED S-100 BUS STANDARD

The S-100 bus came into being with the Altair line of microcomputers using the 8080 microprocessor. Known then as the Altair bus, it was adopted by many other microcomputer manufacturers and became an unoffical industry standard, resulting in the name "Standard-100" bus. Recently the IEEE has undertaken the development of an official standard for the S-100 bus. The 2065 board conforms to the IEEE proposed standard. Pin 66 is left undefined by the proposed standards; we have used it, as have many other manufacturers, for the REFRESH* signal from the Z-80.

A.2 SIGNAL DEFINITIONS AND PIN ASSIGNMENTS

The following are definitions of the signals used by the 2065 board. We have followed the IEEE convention of indicating active low signals with an asterisk (*) following the signal mnemonics.

THE DATA AND ADDRESS LINES

A0-A15 The 16-bit parallel address lines.

DIO-DI7 The 8-bit parallel data input lines to the CPU.

DO0-DO7 The 8-bit parallel data output lines from the CPU.

THE STATUS SIGNALS

sOUT The Output signal indicates the CPU is executing an

output instruction.

sMl The Ml cycle signal indicates the CPU is in the Op

Code fetch portion of an instruction cycle.

sINP The Input signal indicates the CPU is executing an

input instruction.

sMEMR The Memory Read signal indicates the CPU is reading

from memory.

THE CLOCK AND CONTROL SIGNALS

pHLDA The Hold Acknowledge signal indicates that the CPU has relinquished control of the bus to a temporary bus master.

pDBIN The Data Bus In signal indicates the CPU or temporary bus master is conditioned to read data on the Data In bus.

pWR* The Write signal indicates valid data is on the Data Out bus.

pREADY The Ready signal, when pulled low, places the CPU in a Wait state.

EXT CLR* When active, the External Clear signal resets all bus slaves.

MWRT The Memory Write signal indicates that the current data on the Data Out bus is to be written into the memory location specified by the address bus. Often generated by front panel devices, it usually is used for front panel memory deposit.

PHANTOM* The Phantom signal is used to control memory overlay. On the 2065 board it is an input which, when active, places the Data In bus (DIO-DI7) driver in its high impedance state.

REFRESH* The Refresh signal is generated by a Z-80 CPU during the last two T cycles of every M1 cycle.

Memory refresh at this time is transparent to the processor.

CLOCK Clock is a 2 Mhz signal for timing reference.


THE POWER LINES

+8 VOLTS The unregulated +8 volts power line.

+16 VOLTS The unregulated +16 volts power line.

-16 VOLTS The unregulated -16 volts power line.

FIGURE A-1 2065 BUS CONNECTOR PIN ASSIGNMENTS



APPENDIX B TECHNICAL INFORMATION

TABLE B-1 2065 SPECIFICATIONS

Board Measurements

Board Dimensions: 10" L x 5" W
Connector Dimensions: 6.35" L x .3" W

0.125" pin spacing Component Height: less than .5" Weight: approximately 0.6 lbs

Power

Supply: Unregulated +8, +16, and -16 volts
Maximum Power Draw: 400 mA at +8 volts
175 mA at +16 volts

5 mA at -16 volts

Dissipation: less than 8 watts

Environmental Requirements

Temperature: 0 to 70 degrees Celsius Humidity: 0 to 90% noncondensing

PARTS LIST


QTY	REF NO.	DESCRIPTION	CCS PART NO.
Capa	citors		
47	C1-5,8-22, 24-31,33-43, 45-51,55	.luf 50v 20% Monolythic	42034-21046
2 6	C6,7 C23,33,44,52,	10pf 500v 10% Mica 4.7uf 35v 20% Tantalum	42215-51005 42804-54756
Inte	grated Circuits		
2 32	U1,2 U3-10,19-26,	75453 4116 (or equiv) 16K x 1	30300-00453 31900-04116
2 1 1 1 3 2 1 1 1 1 1 2 1 1 1 1 1	34-41,48-55 U11,44 U12 U13 U14 U15 U16,31,45 U17,30 U18 U27,28 U29 U32 U33 U42,56,59 U43 U46 U47 U57,58 U60 U61	dynamic RAM 74LS367 74LS139 75454 74LS123 74LS20 74LS74 74LS04 79L05, -5v Regulator 74LS136 74LS10 74LS08 7812, +12v Regulator 74LS244 74393 74LS164 7805, +5v Regulator 74LS257 74L373 74LS32	30000-00367 30000-00139 30300-00454 30000-00123 30000-00020 30000-00004 32000-17905 30000-00136 30000-0010 30000-00010 30000-07812 30000-07812 30000-07805 30000-07805 30000-00257 30000-00373 30000-00032
1	U62	74LS197	30000-00197
		108 1/2W 108 10-turn not	40601-01035
1 2 2 4 4 1	R1 R2,3 R4,5 R6,9 Z1,2,4,5 Z3	10K 1/2W 10% 10-turn pot 4.7K 1/4W 5% 220 1/4W 5% 2.7K 1/4W 5% 33 x 4 10% Network 2.7K x 7 20% Network	40001-01035 40002-04725 40002-02215 40002-02725 40931-43305 40930-72726


^{*}Use CCS part number when ordering spare or replacement parts.


PARTS LIST CONTINUED

QTY	REF NO.	DESCRIPTION	CCS PART NO.
Sock	ets		
3 38	U1,2,13 U3-12,14,19- 26,34-41,44, 48-55,57,58	8-pin IC 16-pin IC	58102-00080 58102-00160
14	U15-17,27-32, 43,45,46,61,62	14-pin IC 20-pin IC	58102-00140 58102-00200
4 U42,56,59,60 Miscellaneous		20-pin 10	58102-00200
2 15 8 16 2 2 2 2 2 1 1	CR1,2 W1-12,21-23 W13-20 	Header strips, 1 x 3 Header strips, 1 x 2 Berg jumper plugs Heatsinks, 220-type, .5" Screws, 6-32 x 3/8" Nuts, 6-32 Pem PCB extractor, non-locking	37400-00001 56004-01003 56004-01002 56200-00001 60022-00001 71006-32061 72606-32250 60010-00001 60010-00000 02065-00002 89000-02065









APPENDIX C LIMITED WARRANTY

LIMITED WARRANTY C-3

California Computer Systems (CCS) warrants to the original purchaser of its products that its CCS assembled and tested products will be free from materials defects for a period of one (1) year, and be free from defects of workmanship for a period of ninety (90) days.

The responsibility of CCS hereunder, and the sole exclusive remedy of the original purchaser for a breach of any warranty hereunder, is limited to the correction or replacement by CCS at CCS's option, at CCS's service facility, of any product or part which has been returned to CCS and in which there is a defect covered by this warranty; provided, however, that in the case of CCS assembled and tested products, CCS will correct any defect in materials and workmanship free of charge if the product is returned to CCS within ninety (90) days of original purchase from CCS; and CCS will correct defects in materials in its products and restore the product to an operational status labor charge of \$25.00, provided that the product is returned to CCS within one (1) year in the case of CCS assembled and tested All such returned products shall be shipped prepaid products. and insured by original purchaser to:

> Warranty Service Department California Computer Systems 250 Caribbean Drive Sunnyvale, California 94086

CCS shall have the right of final determination as to the existence and cause of a defect, and CCS shall have the sole right to decide whether the product should be repaired or replaced.

This warranty shall not apply to any product or any part thereof which has been subject to

- (1) accident, neglect, negligence, abuse or misuse;
- (2) any maintenance, overhaul, installation, storage, operation, or use, which is improper; or
- (3) any alteration, modification, or repair by anyone other than CCS or its authorized representative.

THIS WARRANTY IS EXPRESSLY IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED OR STATUTORY INCLUDING THE WARRANTIES OF DESIGN, MERCHANTABILITY, OR FITNESS OR SUITABILITY FOR USE OR INTENDED PURPOSE AND OF ALL OTHER OBLIGATIONS OR LIABILITIES OF CCS. To any extent that this warranty cannot exclude or disclaim implied warranties, such warranties are limited to the duration

C-4 LIMITED WARRANTY

of this express warranty or to any shorter time permitted by law.

CCS expressly disclaims any and all liability arising from the use and/or operation of its products sold in any and all applications not specifically recommended, tested, or certified With in writing. respect to applications specifically recommended, tested, or certified by CCS, the original purchaser acknowledges that he has examined the products to which this warranty attaches, and their specifications and descriptions, and is familiar with the operational characteristics thereof. The original purchaser has not relied upon the judgement or any representations of CCS as to the suitability of any CCS product and acknowledges that CCS has knowledge of the intended use of its products. CCS EXPRESSLY DISCLAIMS ANY LIABILITY ARISING FROM THE USE AND/OR OPERATION OF PRODUCTS, AND SHALL NOT BE LIABLE FOR ANY CONSEQUENTIAL OR INCIDENTAL OR COLLATERAL DAMAGES OR INJURY TO PERSONS PROPERTY.

CCS's obligations under this warranty are conditioned on the original purchaser's maintenance of explicit records which will accurately reflect operating conditions and maintenance preformed on CCS's products and establish the nature of any unsatisfactory condition of CCS's products. CCS, at its request, shall be given access to such records for substantiating warranty claims. No action may be brought for breach of any express or implied warranty after one (1) year from the expiration of this express warranty's applicable warranty period. CCS assumes no liability for any events which may arise from the use of technical information on the application of its products supplied by CCS. CCS makes no warranty whatsoever in respect to accessories or parts not supplied by CCS, or to the extent that any defect is attributable to any part not supplied by CCS.

CCS neither assumes nor authorizes any person other than a duly authorized officer or representative to assume for CCS any other liability or extension or alteration of this warranty in connection with the sale or any shipment of CCS's products. Any such assumption of liability or modification of warranty must be in writing and signed by such duly authorized officer or representative to be enforceable. These warranties apply to the original purchaser only, and do not run to successors, assigns, or subsequent purchasers or owners; AS TO ALL PERSONS OR ENTITIES OTHER THAN THE ORIGINAL PURCHASER, CCS MAKES NO WARRANTIES WHATSOEVER, EXPRESS OR IMPLIED OR STATUTORY. The term "original purchaser" as used in this warranty shall be deemed to mean only that person to whom its product is originally sold by CCS.

Unless otherwise agreed, in writing, and except as may be necessary to comply with this warranty, CCS reserves the right to make changes in its products without any obligation to

LIMITED WARRANTY C-5

incorporate such changes in any product manufactured theretofore.

This warranty is limited to the terms stated herein. CCS disclaims all liability for incidental or consequential damages. Some states do not allow limitations on how long an implied warranty lasts and some do not allow the exclusion or limitation of incidental or consequential damages so the above limitations and exclusions may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.