OWNER'S MANUAL Model 2810 Z-80 CPU



CCS MODEL 2810 Z-80 CPU MODULE OWNER'S MANUAL

COPYRIGHT 1980

CALIFORNIA COMPUTER SYSTEMS
250 CARIBBEAN DRIVE
SUNNYVALE, CA 94086

MANUAL NO. 89000-02810

TABLE OF CONTENTS

| CHAPTER | 1 | INTRODUCTION TO THE 2810 Z-80 CPU 1.1 THE CPU |
|---------|---|--|
| CHAPTER | | SETUP AND INSTALLATION 2-1 |
| CHAPTER | 3 | THE MOSS 2.2 MONITOR 3.1 THE MONITOR'S MEMORY SPACE |

| | 3.7.4 Fill (F) | 11122333445556 |
|------------|--|----------------|
| CHAPTER 4 | THEORY OF OPERATION 4.1 THE CPU | 0 |
| APPENDIX A | THE 2810 Z-80 CPU BUSSES A.1 The SYSTEM BUS | 1 |
| APPENDIX B | THE 2810 ACCESSIBLE REGISTERS B.1 THE Z-80 PROGRAM ACCESSIBLE REGISTERS B-3 B.1.1 Accumulator and Flag Registers B-3 B.1.2 Special Purpose Registers B-3 B.1.3 General Purpose Registers B-4 B.2 THE 8250 ADDRESSIBLE REGISTERS B-5 B.2.1 Peripheral Control Register B-6 B.2.2 Line Control Register B-7 | |

| | | B.2.3 Peripheral Status Register B-7 B.2.4 Line Status Register B-8 B.2.5 Divisor Latch Registers B-8 |
|----------|---|---|
| APPENDIX | С | FIRMWARE LISTING |
| APPENDIX | D | PARTS LIST, BOARD LAYOUT, SCHEMATIC, SPECIFICATIONS Parts List |
| APPENDIX | E | LIMITED WARRANTY |

HOW TO USE THIS MANUAL

No manual can be everything to everybody. But we have tried to design this manual so that it will be a useful reference tool for most of its users. The chapters up to "Theory of Operation" contain the information you need to configure the board to your system and to operate it with the provided firmware. "Theory of Operation" and the appendices are designed for those of you who want more information about the board, whether from curiosity or a desire to further customize it. Programming information on the Z-80 is not included in this manual; the information is simply too extensive. You will need to acquire a Z-80 programming manual.

CHAPTER 1

INTRODUCTION TO THE 2810 Z-80 CPU

California Computer Systems' 2810 Z-80 CPU provides you with a CPU, a master serial I/O port, and monitor firmware. As a result, it is the ideal foundation for an S-100 system; with the addition of RAM memory and a console device, you can have a complete system that allows considerable add-on flexibility. The 2810 Z-80 CPU is also an excellent choice for upgrading a present system. It has been carefully designed to be compatible with the major S-100 systems on the market.

The 2810 CPU and CCS's line of S-100 peripheral boards are designed to work uniquely well with each other. For example, the 2422 Multimode Floppy Disk Controller board contains ROM-resident firmware which can overlay the CPU firmware with its own, changing the monitor firmware from a paper tape-oriented firmware to a floppy-disk oriented firmware. No reprogramming of ROMs is necessary; after a minimum amount of setup, the disk controller board can be plugged in and operated with the 2810 CPU.

1.1 THE CPU

The 2810 Z-80 CPU is an S-100 bus compatible card designed for the Z-80 microprocessor. As such it combines the best of two the speed and large instruction set of the Z-80 processor with the versatility of the S-100 bus. The Z-80, a third generation processor, represents a real advance over the earlier 8080. Its large instruction set (80 more instructions than the 8080) and internal register configuration simplify the the programmer's task and reduce program size. The Z-80 is also designed to run at 4 MHz as well as 2 MHz. The 2810 CPU interfaces this powerful processor with the popular, 8080-oriented S-100 bus. This bus is used by numerous 1-2 INTRODUCTION

manufacturers, allowing the user of an S-100 system a wide choice of products. To ensure compatibility with these products, the 2810 simulates as closely as possible the 8080 signals used on the S-100 bus.

Since this board will be used in a wide variety of systems and for a wide variety of applications, a number of optional features have been incorporated. These include a power-on jump for systems without front panels, address mirroring circuitry for 8080 system compatibility, and an M1 Wait State for slow memory. Moreover, bus signals for which possible bus conflicts exist are made jumper enabled.

Three diagnostic LEDs have been provided on the 2810. One indicates that the ROM is enabled and selected. The second indicates that the CPU is executing a software Halt instruction and is waiting for an interrupt. The third LED indicates that CPU has been programmed to accept interrupts. Since the CPU will remain halted while executing a Halt instruction until the system is reset or the CPU receives an interrupt, the last two LEDs can be used in combination to detect the software problem of the CPU receiving a Halt instruction before it receives an Interrupt Enable instruction.

1.2 THE ASYNCHRONOUS SERIAL I/O PORT

The 2810 Z-80 CPU contains an on-board, asynchronous serial I/O port which allows you to interface to your CPU any serial I/O device which conforms to a major subset of the RS-232-C standards for asynchronous serial communications. You have several options in using this port. If you are using the monitor firmware as is, you are provided with driver routines for the port. These routines intend that the port be used to interface the CPU to some type of console device, preferably a CRT. For flexibility, the baud rate can be set through console control. Or you can, of course, use your own driver software for the port. Appendix B contains information on programming the port's Asynchronous Communications Element. The number of stop bits, the baud rate, the type of parity, and word length are all software-selectable and the handshake lines are under software control. The port's address is jumper-selectable. Finally, you can disable the serial port with an on-board jumper.

CHAPTER 2

SETUP AND INSTALLATION

The first section of this chapter deals with configuring the 2810 to meet your system's requirements. Those of you who do not plan to use the serial port and do not have a front panel can install the board in your system after having configured the board. If you do plan to use the serial port or a front panel, section 4.2 gives additional setup and installation procedures concerning the port, while section 4.3 gives information on installing this board in a front panel system.


2.1 BOARD SETUP

The 2810 CPU has a number of features which are enabled or configured through on-board plug jumpers. Each of these features is discussed below, roughly in the order of the jumpers on the board, starting with the upper left corner of the board and proceeding clockwise. In addition to the plug jumpers, there is a switch to be set and an optional jumper that can be soldered in. If you are having difficulty locating or identifying any of the jumpers or the switch, the board layout in Appendix C should help.

2.1.1 Serial Port Enable and Address Select Jumpers

The SER EN jumper allows you to enable or disable the on-board serial port. If you enable the port, the SERIAL ADDRESS SELECT jumpers allow you to select the base address for the interface's registers. The address lines AO-A2 are needed to select one register out of the registers used by the serial

interface; the address lines A3-A7 are thus left to form the interface's base address. By setting the SERIAL ADDRESS SELECT jumpers A3-A7, you can select the registers' base address. The registers are addressed as seven I/O ports, either as X0h through X6h or as X8h through XEh, where X0h and X8h are the base addresses. Set A4-A7 to the binary equivalent of X. Set A3 to 0 if you wish the register addresses to begin at X0h; set it to 1 if you wish the addresses to begin at X8h.



If you are using the ROM resident I/O driver for the serial port, set SER EN to ON and jumpers A7-A3 to 00100, as shown in Figure 2-1. The I/O driver addresses the serial interface's registers at 20h through 26h; thus the base address is 20h, or binary 00100000.

FIGURE 2-1

2.1.2 Address Mirror Jumper

When addressing an I/O port, the 8080 processor duplicates or "mirrors" the port address contained in the low-order address byte in the high-order address byte. The Z-80, on the other hand, uses the low-order 8 bits only for port addressing; it puts data on the high-order address lines. Since some 8080 systems need address mirroring, we have provided address mirroring circuitry which allows the 2810 to mimic the 8080's port address method if the ADD MIR jumper is set ON. None of CCS's S-100 peripheral boards require address mirroring.

2.1.3 ROM Enable Jumper

The ROM EN jumper enables or disables the on-board ROM. If you plan to use the monitor firmware, the ROM must be enabled. If you disable the ROM, you free the memory space from FOOOh to F7FFh for other use.

BOARD SETUP 2-3

2.1.4 M1 Wait State Select Jumper

By setting the WAIT jumper to ON, you will force the CPU into one Wait state during every M1 (op code fetch) cycle of an instruction cycle. In a Z-80, the memory access time requirements are strictest during an M1 cycle; the Memory Read and Write cycles allow an additional half a cycle to complete memory access. Thus by enabling the M1 Wait circuitry, you can use memories with access times half a clock cycle slower. practice, this means that when the CPU is operating at 4 MHz, enabling the M1 Wait state circuitry slows the memory access requirements by approximately 110 nsecs; at 2 MHz it slows the requirements by approximately 220 nsecs. Theoretically, memories with access times slower than 400ns need a Wait state when the CPU is operating at 4 MHz. However, practice is often different than theory; you should experiment with the requirements of your system.

Most of CCS's memory boards do not need Wait states. All have provisions, however, for on-board Wait state generation, allowing Wait states to be inserted on an individual board basis. Thus you can slow down the processor for slow memory and allow it to run at full speed with fast. On-board Wait state generation can also be used for very slow memory: adding a Wait state by this method slows access times by approximately 250 nsecs at 4 MHz and 500 nsecs at 2 MHz. The disadvantage of on-board Wait state generation is that it adds a Wait state to every memory cycle in which the memory board is selected. You will have to experiment to discover which method, or combination of methods, is most efficient for your system. Note that the M1 Wait circuitry will also add a Wait state to Interrupt Acknowledge cycles, since the Z-80's M1 control signal is active at that time. The WAIT jumper set to ON enables the M1 Wait circuitry.

2.1.5 Power-on Jump Enable and Address Select Jumpers

If enabled by the JMP EN jumper, the power-on jump circuitry forces the CPU to jump to the address set by the JMP ADDR SEL jumpers when your system is turned on or reset. If the circuitry is disabled, the processor looks for its first instruction at memory location 0000h on power-on or reset. Should you enable the power-on jump circuitry, set the JMP ADDR SEL jumpers, JA15-JA0, to the binary value of the jump address you wish. Please note that JA15 is the high order bit; you should enter the binary address from the bottom up.

If you plan to use the ROM-resident firmware, you must force

a jump to the beginning address of the on-board ROM, F000h, on power-on or reset. To do so, set JA15-JA12 to 1, JA11-JA0 to 0, and JMP EN to ON.

2.1.6 2/4 MHZ Signal Enable Jumper

In the early 8080 systems, pin 98 of the bus was assigned to the status signal sSTACK, indicating that a stack read or write was in progress. Some manufacturers of S-100 systems, noting that sSTACK is little used, have converted this line to a 2 MHz/4 MHz operation indicator, where a high indicates the processor is operating at 4 MHz. We have done so also. This is a convenient feature for those of you with front panels; the sSTACK LED will tell you at a glance at which frequency the CPU is operating. It also allows peripheral devices which can monitor this line to request Wait states only when the processor is operating at 4 MHz. The newly proposed standards for the S-100 bus, however, suggest using pin 98 for an error signal input, ERROR*. To avoid possible bus conflicts, we have made the 2/4 MHZ line jumper-enabled/disabled.

2.1.7 PHANTOM Enable Jumper

The PHANTOM line is used to overlay memory at a common address. On the the 2810 Z-80 CPU, the PHANTOM line allows an external device generating the PHANTOM signal to overlay the ROM's memory space on a byte-to-byte basis. Such a device might be one of CCS's I/O boards. The ROMs on these boards can generate the PHANTOM signal, allowing portions of the CPU's firmware to be overlaid with the I/O boards' firmware. Thus driver firware for the I/O boards can be patched onto the CPU's firmware, without the CPU's ROM being reprogrammed.

Disable the signal if you do not plan to use it.

2.1.8 NMI Enable Jumper

Unlike the 8080 processor, the Z-80 processor allows two types of interrupts: a maskable interrupt (INT) and a nonmaskable interrupt (NMI). A maskable interrupt request will be accepted by the CPU depending on the state of the processor-internal Interrupt Enable flip-flop, which can be set or reset through

BOARD SETUP 2-5

software commands. A nonmaskable interrupt request, on the other hand, forces the CPU to do a restart at address 0066h, regardless of the state of the Interrupt Enable flip-flop. On the 2810 board, the nonmaskable interrupt control input appears on pin 12 of the bus, as required by the proposed S-100 bus standards. However, since the 8080 processor does not provide for nonmaskable interrupts, some systems may use pin 12 for another signal. To avoid bus conflicts, we have made the NMI line jumper-enabled/disabled.

2.1.9 REFRESH Enable Jumper

The Z-80, unlike the 8080, is designed to work with dynamic as well as static RAM. At the end of every M1 (op code fetch) cycle, while the CPU is busy decoding the current instruction, the Z-80's refresh register puts out a refresh address on the address lines and the control signal REFRESH goes active. If you have in your system a dynamic RAM board, such as CCS's 65K dynamic RAM board, that can use the REFRESH signal for refresh control, you should enable this line. Consult your memory manual. Some 8080 systems may have the REFRESH line, pin 66, assigned to another signal. If this is true of yours, disable this line.

2.1.10 2/4 MHz Toggle Switch

This toggle switch, located on the top right half of the board, allows you to select the operating frequency of the Z-80. The switch positions are marked on the board. The position of this switch should be set before you turn on your system or reset it. It should not be changed during system operation.

2.1.11 MREQ jumper

Some memory boards require that the MREQ (Memory Request) control signal from the Z-80 be available on the bus at pin 65. If you have such a memory board, you can run a jumper wire from the hex pad marked 65 near the REFRESH jumper at the bottom of the board to the hex pad marked 65 near the WAIT jumper at the top of the board. Consult your memory board manuals to determine if your boards need this signal.

2.2 SERIAL I/O PORT SETUP

The following instructions apply only if you are planning to use the serial port.

2.2.1 I/O Cable Installation

CCS does not supply the cable assembly that plugs into J2, the serial port's connector. You will have to obtain one. The mating connector for J2 is a standard flat ribbon cable connector; the other end of the cable requires a DB-25S connector. If you assemble the cable yourself, be careful not to twist it; the pin 1 strip on the ribbon cable (usually the colored outside strip) should match pin 1 on both connectors. Plug the cable assembly into J2, matching pin 1s. (Pin 1 for J2 is labeled on the board). Push the cable connector down firmly until you can no longer see the metal pins. The DB-25S connector should be fastened to one of the slots in the back of your mainframe. Plug the DB-25P connector on your peripheral's signal cable into it.

2.2.2 Peripheral Configuration

If you plan to use the I/O driver and initialization firmware provided, your peripheral should be set to expect a serial data format of 8 data bits, no parity bit, a 0 stick bit and one stop bit per word. Set your peripheral for the baud rate at which you wish to operate; the firmware will initialize the port to any standard baud rate. Consult your peripheral manual for setup instructions.

If you are not using the initialization firmware provided, you will have to configure your peripheral to match your software.

2.3 FRONT PANEL SETUP

If you will be using the 2810 in a front panel system, you must connect the data cable from the front panel to the front panel data socket, J3. Specific instructions for the Altair and Imsai microcomputers follow.

2.3.1 ALTAIR 8800

You must replace the molex connector on the front panel cable with a DIP plug that you supply yourself. Be careful when soldering the connections: Unlike the data lines on J3, the data lines on the Altair molex connector are not arranged sequentially.

2.3.2 IMSAI

Plug the data cable connector directly into J3, matching pin 1's. Pin 1 is labeled on the board for J3. Pin 1 on the cable connector is identified by a mark or tick on the underside; it does not necessarily correspond with any numbering on top.

CHAPTER 3

THE MOSS 2.2 MONITOR

CCS's MOSS 2.2 Monitor contains powerful routines for program debugging and for controlling from a console keyboard a system using the 2810 Z-80 CPU. It allows you to display a block of memory in hex and ASCII, to move, change, and verify memory, and to transfer control to another program in memory with breakpoints set. You can also output or input a data byte to or from any I/O port and command the monitor to read, write, and format paper tape.

Note that for the MOSS Monitor to work exactly as described below, the on-board ROM, serial I/O port, and power-on jump circuitry must be enabled, with the serial port's base address set to 20h and the jump address set to FOOOh.

3.1 THE MONITOR'S MEMORY SPACE

The monitor is resident in the on-board ROM, the starting address of which is F000h. In addition, it needs some RAM space for the system stack and temporary storage area. The monitor scans the available memory until it finds the highest active RAM address and then counts down 56 bytes to store the breakpoints, registers, and register restore routine. It locates the system stack below that: you should reserve at least 88 bytes of high RAM memory for the monitor's use. The monitor also requires some low RAM as well: you should reserve locations 0000h-0003h and, if you use breakpoints, locations 0008h-000Ah.

3-2 THE MONITOR

3.2 SOFTWARE ENTRY POINTS

A cold-start entry at F000h sets up the system stack and work area, initializes the serial port and register storage area, selects the on-board serial port as the console interface, and loads memory locations 0000h-0003h with a jump instruction to the warm-start routine. It also loads the following locations, called by the Z-80 restart commands, with jump vectors to a restart error message: 0008h-000Ah, 0010h-0012h, 0018h-001Ah, 0020h-0022h, 0028h-002Ah, 0030h-0032h, and 0038h-003Ah. These locations can be overwritten with restart routines.

A warm-start entry at F10Fh resets the stack pointer and the warm start jump vector located at 0000-0002h. All other conditions remain unaffected.

The breakpoint entry at F024 saves all register contents; all other conditions remain unaffected.

3.3 THE BASIC I/O ROUTINES AND THE IOBYTE

You can call the monitor's basic I/O subroutines from your own programs. The jump vectors are as follows:

| Routine name | Address | Description |
|--------------|---------|-------------------------|
| | | |
| CONIN | F003 | Console input |
| CONOUT | F009 | Console output |
| CONST | F012 | Console status |
| READER | F006 | Paper tape reader input |
| PUNCH | FOOC | Paper tape punch output |
| LIST | FOOF | List device output |

These routines perform the IOBYTE handling to support the IOBYTE function, as developed in the Intel MDS system and as used by CP/M. The IOBYTE function allows you to assign a physical device to one or more of four logical peripheral device categories: Console, Punch, Reader, and List. The current physical to logical device assignment is stored in the IOBYTE in location 0003h. When an I/O routine, such as CONIN, is called, it examines the contents of IOBYTE and jumps to the peripheral driver routine indicated by the physical device assignment. The contents of the IOBYTE, and hence the physical device assignments, can be changed through the Assign command.

The monitor firmware contains driver routines to support

only the teletype physical assignment in all four logical categories. (Please note that the physical assignment names do not have to accurately describe the actual peripheral used. The teletype assignment, for example, could be used to implement console operations with a CRT.) All other physical assignments cause a jump to the I/O Assignment Error message when one of the above routines is called. For more information, see the Assign command, 3.7.1.

With the exception of CONIN, the above basic I/O routines are CP/M compatible when used with the default teletype assignment. They conform to the CP/M calling conventions, passing the data in the C register for any output and in the A register for any input. For a CP/M compatible console input routine, use entry point F68Fh. This routine, CONI, strips the ASCII parity bit as CP/M convention requires.

3.4 BRINGING UP THE MONITOR

To enter the monitor, turn your system on or reset it. This results automatically in a cold-start entry into the monitor. Set your terminal to the baud rate at which you wish to operate. You have a choice of any baud rate between 2 and 56K baud. Hit the carriage return key until the monitor responds with

MOSS VERS 2.2

The maximum number of carriage returns needed before the monitor responds is three. When the monitor prompt appears, you may start entering commands.

3.5 MONITOR COMMANDS

The MOSS Monitor commands must conform to a specific format. The general form is

-CE1 E2 E3

where C is the command character and E1-E3 are the address and data entries, if any. The essential parts of a command are as follows:

3-4 THE MONITOR

The Command Character: The monitor is controlled by one-character commands entered from the keyboard in response to the monitor prompt, a dash (-). No space is allowed between the prompt and the command character.

Address and data entries: The general form for an address is a four digit hex number; for data, a two digit hex number. Leading zeros need not be entered; the monitor will supply them. No space is allowed between the command character and the first address or data entry. Subsequent entries must be separated by a delimiter. The monitor looks at only the last four address characters or last two data characters before a delimiter. So if you make a mistake while typing an entry, keep typing until the last two or four characters are correct.

Delimiters: The MOSS Monitor recognizes three delimiters: a carriage return (CR), a space, or a comma. A carriage return indicates to the monitor that the current command is complete and should be executed. Either a space or a comma can mark the end of an address or data entry. In our command examples we will generally use a space as a delimiter, unless a comma makes the command form clearer. Please note, however, that you can use the space and the comma interchangeably. In certain commands a space or a comma can also be interchanged with a carriage return. These are commands for which the Monitor expects a fixed number of entries (and hence delimiters) following the command character.

Sample Command

The following commands to display the block of memory OFFBh to 100Ah are all equivalent. Although the spacing is not form free, some variety in the command form is allowed. Note that the display command requires two and only two address parameters, so that the last delimiter can be a comma or a space as well as a carriage return.

-DOFFB 100A[CR]

-DFFB, 100A,

-DFFB, 100A[CR]

-DFFB 100A[space]

-DOEFOFFB, 100A[space]

3.6 ERROR MESSAGES

The MOSS monitor detects three types of error conditions and responds with a different error message for each. They are as follows:

Command Error: Should you make an invalid entry, the command will be aborted, a warm boot of the system will occur, and the error message

????

will be printed, followed by the monitor prompt.

I/O Assignment Error: As described in section 3.3, the Assign command allows you to assign a physical device to a logical peripheral category. When an I/O routine involving the logical category is called, the CPU will jump to the driver routine indicated by the physical assignment. If there is no driver routine, it will jump instead to the I/O Assignment Error routine. This routine sets the IOBYTE to its default value, outputs the error message

I/O ERR

and does a warm boot of the system. If you are using the monitor's basic I/O routines with CP/M, an I/O assignment error will cause the error message to be printed and control returned to CP/M. See the Assign command for more detail.

Restart Error: During cold-start initialization, jump-vectors to a restart error message are loaded in the memory locations called by the Z-80 restart instructions. This is done to prevent a program jump to a restart address without code. A restart error causes a warm boot of the system and the following message to be printed:

RST ERR

The message is followed by the monitor prompt. If you are running CP/M with the monitor enabled, a restart error will cause the error message to be printed and control returned to CP/M.

3.7 COMMAND DESCRIPTION

3.7.1 Assign (A)

Assign command allows you to change the physical-to-logical device assignments and thus choose peripherals you wish to work with while in the monitor. IOBYTE function as developed by Intel for the MDS systems divides peripherals into four logical categories: Console, typically a teletype or a CRT; Reader, a paper tape reading device; Punch, a paper tape punching device; and List, a hard-copy printing device. Each of the four logical categories may have one of four physical devices assigned to them. The physical-to-logical assignments are as follows:

- (C) Console Logical Device
 - (T) Teletype (C) CRT

 - (B) Batch Mode (input from logical reader device; output to logical list device)
 - (1) User Console #1
- (R) Reader Logical Device
 - (T) Teletype
 - (P) Paper tape reader
 - (1) User reader #1
 - (2) User reader #2
- (P) Punch Logical Device
 - (T) Teletype
 - (P) High speed paper tape punch
 - (1) User punch #1
 - (2) User punch #2
- (L) List Logical Device
 - (T) Teletype
 - (L) High speed line printer (CRT in CP/M)
 - (1) User list #1 (High speed line printer in CP/M)
 - (2) User list #2 (User List #1 in CP/M)

To assign a peripheral to a logical device category, enter

-AX

where X equals either C,R,P, or L, the logical device codes. you enter a character other than these four, the computer will return with ???? and another prompt. If you enter a valid

logical device code, the computer will return immediately with a prompt for the physical device code. Enter

- Y

where Y equals the physical device code. Should you enter a delimiter only or a nonvalid device code, the device assignment will remain unchanged.

EXAMPLE:

Entering

-AR-P

assigns a high speed paper tape reader to the Reader logical device category.

Assigning a physical device to a logical category alters the contents of the IOBYTE, stored in location 0003h. Every time an input or output routine involving a specific logical device is performed, the I/O routine examines the contents of the IOBYTE to determine the physical device assignment and jumps to the driver routine called by the physical assignment. If there is no driver routine, the I/O routine jumps to I/O assignment error routine, resulting in the I/O Assignment Error message being output and physical assignments being set to their default value, the teletype.

For all the basic I/O routines, the teletype assignment forces a jump to the on-board serial port drivers. The serial port is designed to be the console interface; it is best used for a CRT, although any console device can be used. Please note the port drivers cannot drive the paper tape reader or punch of a teletype. If you have not altered the firmware in any way, calling the Reader or Punch I/O routines results in the CPU reading from or writing to the console device when the teletype assignment is used.

None of the other physical device assignments are supported by driver routines. You can patch driver routines for different devices onto the monitor firmware by two techniques. One is to have the routines residing in a ROM device capable of generating the PHANTOM signal (section 2.1.8), so that the jump instruction to the I/O error message for a particular physical device assignment is overlaid with a jump instruction to the driver routine. CCS's S-100 peripheral boards can work in this manner; each generates the PHANTOM signal when its on-board ROM is selected. If you choose to use this method, you have the choice of programming the ROM yourself or using a CCS preprogrammed ROM.

3-8 THE MONITOR

The second technique is to change the jump instruction in the ROM itself. For example, if you wished to connect a line printer to your system, you would change the jump instructions at locations F61D and F676 so that they contained the starting addresses of your driver routines and not the address of the I/O error message. This, of course, means erasing and reprogramming the ROM.

3.7.2 Display (D)

This command allows you to display the contents of a specified block of memory. The general form for the command is

-DA1 A2

where A1 and A2 are the first and last bytes, respectively, of the memory block.

The resulting display divides the memory into 16 bytes per line. Each line starts with the address of the first byte in the line, followed by the data in hex and their ASCII equivalents. The contents of locations having the same last hex digit in their address are aligned vertically. Periods represent data for which there are no ASCII equivalents. As the output fills the screen, it will automatically scroll up. To freeze the display, type a control-S. To start it again, hit any key on the keyboard. Should you wish to escape from the display mode, hitting any key on the keyboard will abort the command and cause the monitor prompt to appear.

EXAMPLE

Entering

DF450 F4BF

results in the following display:

3.7.3 End Of File (E)

The E command informs the computer to type punch an Intel format End Of File record at the end of a just-punched paper tape file. The Intel EOF format contains both the entry address for the file and six inches null leader. The E command allows you to specify the entry address and change the length of the leader, if you wish. The general form for the command is

-EA L

where A is the entry address and L is the length of null leader in tenths of inches expressed in hex. For example, for a four inch leader, enter hex 28 (4"=40 tenths=28h). The default value for the length is six inches; for the address, 0000h. An entry address of 0000h will return control to the monitor after the paper tape has been read.

The Monitor expects two parameters for the E command. A carriage return after the E or first parameter will result in the error message ????. If you wish to set the length and entry address to their default values, simply enter a space or a comma twice.

If you have assigned to the logical punch category a physical punch device for which there is no driver code, using the E command will result in the error message

I/O ERR

and the return of the monitor prompt. The exception for this is the teletype default assignment. The firmware is designed to output the EOF record to the console device.

3.7.4 Fill (F)

The fill command allows you to fill a block of memory with a specified constant. The general command form is

-FA1 A2 C

where A1 and A2 are the addresses of the first and last bytes of the memory block and C is the constant in hexidecimal.

THE MONITOR

3-10

EXAMPLE

Entering

-F10AA 10BB 1

fills the memory block 10AAh to 10BBh with the constant 1.

3.7.5 Goto (G)

The G command allows you to transfer control from the monitor to another program. It allows you to specify the entry address and to set up to two breakpoints for returning control to the monitor. When the monitor encounters a breakpoint, it saves the contents of the Z-80 registers in the system's temporary storage and outputs to the console device an asterisk followed by the next address in the program. It then returns the prompt. You can use the Examine Register command (X) at this time to examine or change the saved registers.

The general form for the G command is

-GA B1 B2

where A is the entry address, and B1 and B2 are the addresses of the breakpoints. There are many allowed variations on this command, however, which makes it a powerful and convenient command. You have the option of establishing 0, 1, or 2 breakpoints: simply enter a [CR] when you have established the number of breakpoints you wish. If you enter the maximum, two, a delimiter (comma or space) is all that is necessary to begin command execution.

You may also begin execution of the program at the PC address saved in the register storage area. Thus you can return control to the address where the program stopped when it encountered a breakpoint, or to the address you have loaded in the saved PC register through the Examine Register command. Note that since all breakpoints are cleared when any breakpoint is encountered, you must specify any desired breakpoints in the command if you use it this way. The form of the command for transferring program control to the address in the PC register is

-G[CR] (no breakpoints)
or
-G,B1,B2 (breakpoints set)

There are two more points regarding breakpoints that ought

to be mentioned. Because breakpoints are generated by the monitor inserting a RST 8 instruction (CF) into the program at the breakpoint location, breakpoints can be set only in programs residing in RAM. Further, a breakpoint must be inserted at an op code location. If it is inserted in an operand or data field, it will not be executed.

3.7.6 Hex Number Addition (H)

This command provides an easy way to add or subtract hex addresses. Entering

-HA1 A2

where A1 and A2 are the hex addresses results in the output

AS AD

where AS=A1+A2 and AD=A1-A2. Note that if the sum is greater than FFFF, the carried one is lost. If A2 is greater than A1, A2 will be subtracted from A1 + 10000h.

3.7.7 Input (I)

This general purpose input command allows you to read a data byte from any input port. To do so, enter

- I A

where A is the port address in hex. The monitor will respond by printing the data byte in binary.

3.7.8 Leader (L)

The L command allows you to output hex-number nulls for a paper tape leader. As with the E command, you may specify length of the leader in tenths of inches in hex, the default value being six inches. The form for the L command is

-LH

where H is the length in tenths of inches expressed in hex.

3-12 THE MONITOR

If the current physical-to-logical assignment for the Punch category is the teletype, the null leader will be output to the console device unless punch driver routines have been provided for the teletype assignment.

3.7.9 Move (M)

The M command moves a block of data to a specified address. The general form for the command is

-MA1 A2 AD

where A1 and A2 are the addresses of the first and last bytes of the memory block and AD is the destination address.

When using this command, be careful not to locate the destination address within the source block. Since the block is moved byte by byte, starting with the byte with the lowest address, the data being transferred will write over the original contents of the section of the source block that follows the destination address.

3.7.10 Output (0)

This general purpose output command allows you to output a data byte to any output port. Enter

-OA D

where A is the port address and D is the data in hex.

If you have CCS memory boards in your system, you can use this command to select a memory bank by outputting a Bank Select Byte to the Bank Select Port. (See your memory board manual.)

3.7.11 Query (Q)

The Q command displays the current physical-to-logical device assignments. Entering the command

results in the current assignments being displayed in the format

C-X R-X P-X L-X

where X equals the physical device code.

3.7.12 Read (R)

The read command allows you to read from an Intel format paper tape in the currently assigned paper tape reader and to add a bias to the starting address in the paper tape header. The general form for the read command is

-RP

where B is the address bias in hex.

The monitor checks for errors while reading the paper tape. If it encounters one, the program is aborted. The read routine also provides error checking of the program loaded in memory; if an error is found, the address of the byte in error is displayed, along with an 8-bit binary representation of the bit error, in which a 1 indicates a bit in error. For example, the display

F038 00010000

would indicate that bit 4 of the byte in memory location F038 is in error.

After the paper tape has been read, control will be returned to the monitor if the entry address in the EOF record is zero. If it is a non-zero number, control is transferred to that address.

If the current physical device assigned to the Reader logical category is the teletype, the monitor will respond to the Read commmand by reading a a program in binary typed by hand from the console unless you provide paper tape reader rountines for the teletype assignment.

3.7.13 Substitute (S)

The substitute command allows you to examine the contents of a specific memory location and alter them if you desire. Begin the S command by entering

3-14 THE MONITOR

-SA,

where A is the address of the memory location you wish to examine. The computer will immediately respond with the data contents followed by a prompt:

-SA,D-

If you wish to leave the data unaltered, simply enter a delimiter. If the delimiter is a space or a comma, the computer will respond with the contents of the next consecutive memory location and another prompt. If it is a carriage return, the command is terminated and control is returned to the monitor. Should you wish to alter the data, enter the desired data followed by a delimiter: a carriage return if you want to terminate the command or a space or a comma if you wish to review the next memory location. You can continue examining and altering memory byte by byte in this way as long as you wish. To make it easier for you to keep track of where you are, on every 8-byte boundary (that is, an address ending with either 0 or 8, the monitor will do a line feed and print the address along with the data.

3.7.14 Test (T)

The test command provides a quick way to test RAM memory for hard data bit failures without destroying the contents of the RAM. To test a block of memory for bit failures, enter

-TA1 A2

where A1 and A2 are the addresses of the first and last bytes in the block, respectively. The monitor will respond by printing the address of any byte in error, followed by an 8-bit representation of the bits in error. (See the Read command for further details). If you wish to freeze the display type a Control-S. To start it again, hit any key. Hitting any key while the command is executing returns you to the monitor.

3.7.15 Verify (V)

You can use the V command to compare two blocks of memory and verify that they are the same. Type

-VA1 A2 AD

where A1 and A2 are the addresses of the first and last byte in the source block and AD is the starting address of the block to be verified. Should the two blocks match, the monitor will return with the prompt. Should two corresponding bytes differ, the monitor will display the source address and its contents in hex, followed by a dash and the contents of the corresponding address of the block being verified. During the execution of the command, the display can be frozen or control returned to the monitor as described in previous section.

3.7.16 Write (W)

Use the W command to punch a memory block on paper tape. Enter

-WA1 A2 R

where A1 and A2 are the addresses of the first and last byte of the block and R is the record length. The Intel paper tape format specifies a record length of 16 data bytes. You can change that length to any number of bytes from 1 to 255. Enter the length you want in hex. The default value is 16 data bytes. Note the monitor expects three delimiters with this command.

If you want a null leader to begin your file, you must use the L command before the W command. If you want to end your file with an EOF record or null leader, use the E or L command after the file has been punched.

Again, the monitor will output the memory block to the console device if the logical punch category is at its default value and no driver routine has been provided for the teletype punch assignment.

3.7.17 Examine (X)

The X command is a very useful command when used in conjunction with the G command's breakpoint facilities. Entering

-X[CR, space or comma]

causes the Z-80 registers currently stored in the system stack area to be displayed for examination. These registers are the main and alternate accumulator and general purpose registers, the

3-16 THE MONITOR

Interrupt register (I), the Program Counter register (P), the Stack Pointer register (S), the two Index Registers (X and Y) and the Refresh register (R). In addition, the contents of the memory locations addressed by the main and alternate H and L registers are also displayed (M and M'). The registers are displayed in the following four-row format

A-xx B-xx C-xx D-xx E-xx F-xx H-xx L-xx
M-xx P-xxxx S-xxxx I-xx
A'-xx B'-xx C'-xx D'-xx E'-xx F'-xx H'-xx L'-xx
M'-xx X-xxxx Y-xxxx R-xx

where xx equals a two digit hex byte and xxxx equals a four digit hex address.

To examine or alter the contents of one register, enter

-Xr[CR, space or comma]
or
-X'r[CR, space or comma]

where r is a main register and 'r is an alternate register. (Note that if you wish to examine the X, Y, or R registers, you must preface register character with the prime mark.) The monitor will return with the contents of the register and a prompt:

-Xr, Dh-

As in the substitute memory command, you have the option of altering the memory (entering desired contents followed by a delimiter) or leaving the contents unchanged (entering a delimiter). A carriage return terminates the command; a space or a comma causes the contents of the next register to be displayed. Note that altering the contents of the H and L registers changes the address; if you wish to alter the contents of the memory location, alter the M register. (See section B.1 for a discussion of the Z-80 registers.)

3.7.18 Initialize Baud Rate (Y)

To change the baud rate of your system without a system reset, use the Y command. Enter

-Y (no delimiter)

and then set the baud rate of your terminal to the desired rate. Hit the carriage return key until the monitor returns with the

prompt. The monitor will accept any baud rate between 2 and $56\ensuremath{\mathrm{K}}$ baud.

3.7.19 Zleep (Z)

The Z command is used to prevent unauthorized use of your system. Entering

-Z[CR, space or comma]

locks up the system so it will not respond to anything other than the ASCII bell character (control G). Entering two consecutive bell characters will unlock the system, returning control to the monitor without altering anything.

CHAPTER 4

THEORY OF OPERATION

This chapter is divided into two main sections: the CPU and the Serial Port. In both sections, active low signals are indicated by an asterisk (*) following the signal name. Definitions of the signals used by the CPU bus and the serial interface can be found in Appendix A.

4.1 THE CPU

This section describes the 2810's support circuitry for the Z-80. Where it is pertinent, we discuss the Z-80's operation. However, a complete description of the Z-80 is beyond the scope of this manual. Should you wish to know more about it, we suggest you consult a Z-80 technical manual.

Since the S-100 is an 8080-oriented bus, much of the circuitry in the 2810 Z-80 CPU is devoted to interfacing the Z-80 to the S-100 bus. Because of this, and because this board will be used in 8080-based systems, the following discussion of the 2810's operation will often deal with the differences between the 8080 and the Z-80.

4.1.1 The Reset Logic

The gates generating POC*, pRESET*, and EXT CLR* are connected in series, so that when POC* goes low, pRESET is pulled low, which in turn pulls EXT CLR* low. POC* goes low approximately 50 msecs after power-on. The delay is provided by a one-shot which emits a positive-going pulse 50 msecs after

power-on. This pulse is inverted and pulls POC* low. Both pRESET* and EXT CLR* can also be pulled low by external switches.

4.1.2 The External Clock Circuitry

The early 8080 microprocessor required a 2 MHz, two-phase, nonoverlapping clock. Thus, by convention, there are three clocks on the S-100 bus: CLOCK, which is a 2 MHz signal; phase one, Φ 1; and phase two, Φ 2. The Z-80, on the other hand, can operate at either 2 or 4 MHz and requires only a one-phase clock. Thus the functions of the Φ 1, Φ 2, and CLOCK signals on the 2810 differ from those on an 8080 CPU. On the 2810, Φ 1 and Φ 2 can be either 2 MHz or 4 MHz signals. Once inverted, Φ 2 is the processor's clock, pCLK, while Φ 1 is available on the bus simply for those devices that need it. CLOCK remains a 2 MHz signal, regardless of processor speed, for those devices that need a clock of a constant frequency.

The clocks on the 2810 are derived from the on-board 16 MHz crystal oscillator. The 16 MHz signal is divided by 2, 4, and 8 by a synchronous 4-bit counter, U24. Thus the outputs of this counter are in-phase 8 MHz, 4 MHz, and 2 MHz signals. These signals are multiplexed by U22, a 4-to-2 line multiplexer. The select line for the multiplexer is controlled by the 2/4 MHz toggle switch. When the switch selects 2 MHz, the multiplexer's outputs are the 2 and 4 MHz signals. The 2 MHz signal is the Φ 2 clock and is inverted and buffered to become pCLK. The 4 MHz signal is inverted and ANDed with the 2 MHz signal, creating the non-overlapping Φ 1 clock (see figure 4-1). When 4 MHz operation is selected, the multiplexer's outputs are the 4 MHz and an 8 MHz signals, which, through the process described above, become the 4 MHz Φ 1, Φ 2, and pCLK signals.

4.1.3 The Address Bus and Address Mirroring

The Z-80's low-order address lines are buffered by a three state bus driver, the outputs of which are bus address lines A0-A7. They are also multiplexed with the Z-80's high-order address lines by U28 and U29, the outputs of which are the bus address lines A8-A15. The select line to the multiplexers is controlled by the address mirroring circuitry. When it is enabled through the address mirror jumper, it will pull the select line high, allowing the low-order address bits onto the high-order address bus whenever the I/O request signal from the Z-80 (IOREQ*) is active while the M1 signal (M1*) is inactive.

(An Interrupt Acknowledge cycle is distinguished by both signals being active.) In any other case, or if the address mirror circuitry is disabled, the select line to the multiplexer will be low, allowing only the high-order address bits onto the high-order address bus.

The signal ADD DSB*, when active during DMA operations, places the address bus driver and multiplexers in their high impedance state, allowing an external device to control the address bus without interference from the CPU.

4.1.4 The Data Out and Data In Busses

During pSYNC's active period, status bits must be available on the Data Out bus. On the 2810, this is accomplished by multiplexing the Status signals with the data lines from the Z-80. The output of the multiplexers is the Data Out bus, DOO-DO7. The signal pSYNC controls the state of the select lines. When pSYNC is active high, the status bits are multiplexed onto the Data Out bus. When pSYNC is inactive low, the data bits are multiplexed onto the Data Out bus. The Data Out bus can be placed in its high impedance state by DO DSB* for DMA operations.

The Data In bus is buffered by an 8-bit, three-state bus driver. This driver is disabled whenever pDBIN is inactive, except during DMA operations (indicated by the active BUS ACK*). It is also disabled under a number of other conditions. When either the ROM, the serial port, or the power-on jump circuitry is enabled, the driver is disabled, since data will be passed to the CPU on the internal bi-directional data lines. Front panel examination of memory will also disable the Data In bus while the front panel is commanding the CPU through the front panel data lines to fetch the data.

4.1.5 The Control Signals

Because the S-100 is an 8080-oriented bus, the signals on its control bus are generally the functional equivalents of the control signals of the 8080 itself. Thus the 2810 Z-80 CPU must emulate the 8080's control signals if it is to be S-100 compatible. With the control inputs this causes no problem, since the 8080's control inputs have their functional equivalents in the Z-80. The control outputs of the 8080, however, are quite different from those of the Z-80. The 2810 must then generate


8080-like control outputs from the Z-80 outputs. The following section describes how each 8080 control output is emulated by the 2810.

pSYNC In an 8080 system, this signal is generated by the processor during T1 (the first clock cycle) of every machine cycle and indicates to external devices that they can read the current status of the processor on the data bus.

The Z-80 has no equivalent signal; pSYNCH must be generated entirely through external circuitry. On the 2810 CPU, it is generated primarily by two flip-flops, one to generate pSYNC and the other to turn it off. first flip-flop, U35b, is clocked by the rising edge of either the inverted M1*, MREQ*, or IOREQ*--whichever goes active first in a bus cycle. It is set by the state of the REFRESH* line: only when REFRESH* is inactive high will pSYNC, the Q output of the flip-flop, be high. This prevents pSYNC from being generated during the latter part of an M1 cycle when MREQ* goes low again with the signal REFRESH*. So that it can be turned off, pSYNC is input to the second flip-flop, U35a. When U35a is clocked, its Q* output clears U35b, turning off pSYNC. This flip-flop is clocked by the \$\Omega2\$ clock during cycles in which M1* or IOREQ* is active and by the inverted \$2 during bus cycles in which MREQ* only is active, causing pSYNC to last approximately one clock cycle in any bus cycle, as it does when generated by an 8080. Note that during an I/O cycle, pSYNC occurs during T2, instead of T1, since IOREQ* goes active then (see Figure 4-1). Its function remains exactly the same, however; it still marks the beginning of the bus cycle and indicates that valid status bits are on the bus.

pWR* indicates that valid data is present on the data bus and thus becomes active after pSYNC. The Z-80's write control output, WR*, serves the same function as pWR*; it simply needs to be disqualified during the active pSYNC. Flip-flop U34b serves this purpose. The flip-flop, its D input tied high, is clocked on the falling edge of pSYNC and cleared on the rising edge. Thus its Q* output will be low only when pSYNC is inactive. The Q* output is ORed with WR*. Only if both signals are low will the output of the OR gate, pWR*, be active low. See Figure 4-1.

pDBIN In 8080-based S-100 systems, pDBIN indicates that the data bus is conditioned to accept data from external devices. It goes active with the falling pSYNC signal and occurs during Read and Interrupt Acknowledge cycles. On the



 $^{\rm 1}$ The Z-80 automatically inserts a Wait state in every I/O cycle

FIGURE 4-1 TIMING WAVEFORMS FOR SELECTED CLOCK AND CONTROL SIGNALS

2810, the Z-80's Read signal, RD*, is inverted and ORed with sINTA, producing pDBIN. Thus pDBIN will be active whenever either RD* or sINTA is active. Note that pDBIN is not disqualified by pSYNC; during a Read cycle it will be active while pSYNC is active (see Figure 4-1). This allows a longer memory access time, yet causes no bus conflict. During the time pSYNC is active, the Data In Bus and the internal data lines are not being used, the status bits having been gated onto the Data Out bus from the status lines themselves.

pINTE indicates the state of The signal PINTE processor's internal interrupt enable flip-flop. 8080 generates this signal itself; on the 2810 board it is generated by an external flip-flop, U14a, since the Z-80 has no equivalent signal. The state of the Z-80 internal flip-flop can be set by the EI (Enable interrupt Interrupts) and DI (Disable Interrupts) commands. binary these commands are 1111 1011 and 1111 0011. that these commands are distinguished by the state of bit only. The rest of the bit pattern is the same. monitors the data lines DO-D2 and D4-D7 for the EI/DI bit When it occurs, U32 enables flip-flop U14b, pattern. allowing it to be clocked by M1* going inactive. When U14b is clocked, its Q output in turn clocks U14a. If D3 is high, the output of U14a, pINTE, will be set high and the Interrupt Enable LED lit. If D3 is low, pINTE will be low. U14a is cleared and pINTE made inactive low by either the active pRESET* or sINTA. Thus the state of

pHLDA pHLDA goes active in an 8080 system in response to a HOLD request, indicated by the active pHOLD*. In the Z-80, there are two equivalent signals, BUSRQ* (Bus Request) and BUSAK* (Bus Acknowledge). Thus on the 2810, BUSAK* is simply inverted to create pHLDA.

interrupt flip-flop.

pINTE can be changed only by an EI or DI op code, a system reset, or an Interrupt Acknowledge. It should therefore accurately reflect the state of the processor internal

pWAIT The signal pWAIT indicates that the processor has entered a Wait state. The Z-80 has no equivalent signal. On the 2810 this signal is generated by the Wait state flip-flop, U34a. This flip-flop is preset every time a device requests a Wait state. This forces its Q output, pWAIT, high. This signal remains high until Preset is released and the flip-flop is clocked by the rising edge of the 8 MHz clock from U24. Please note that on the 2810, pWAIT may be active high even if the processor itself has not entered a Wait state. pWAIT goes high whenever a device requests a Wait state. The CPU, however, samples the

state of its Wait input only on the falling edge of pCLOCK during T2. A device must make its first Wait request then or the CPU does not recognize it.

4.1.6 The Status Bus

The status bus on the S-100 bus communicates to external devices the current state of the processor--i.e, what bus cycle it is in--and qualifies the nature of the address on the address lines. At the beginning of each instruction cycle, the 8080 puts the 8-bit status information from its internal register out on the data bus where it can be sampled by external devices. The active pSYNC indicates its stable presence on the bus. At the same time the status information is latched in the external status latch to generate the status bus signals. The meaning of the status bits are summarized in the table below.

| DATA BUS BIT | D7 | D6 | D5 | D4 | DЗ | D2 ¹ | D1 | DO |
|-----------------------|------|-----|-----|-----|------|-----------------|----|------|
| STATUS BIT | MEMR | INP | M 1 | OUT | HLTA | | wo | INTA |
| Instruction Fetch | 1 | 0 | 1 | 0 | 0 | x | 1 | 0 |
| Memory Read | 1 | 0 | \ o | 0 | 0 | × | 1 | 0 |
| Memory Write | 0 | 0 | 0 | 0 | 0 | × | 0 | 0 |
| Input Read | 0 | 1 | 0 | 0 | 0 | x | 1 | 0 |
| Output Write | 0 | 0 | 0 | 1 | 0 | × | 0 | 0 |
| Interrupt Acknowledge | 0 | 0 | 1 | 0 | 0 | × | 1 | 1 |
| Halt Acknowledge | 1 | 0 | 0 | 0 | 1 | × | 1 | 0 |

¹ In 8080 systems D2 is the STACK bit. On the 2810 sSTACK is not generated. See 2.1.6.

TABLE 4-1 STATUS WORD DEFINITIONS

Because the status of the Z-80 can be decoded from the control outputs themselves, the Z-80 has no internal status register. Therefore, the S-100 Status lines must be generated from the control outputs. When pSYNC is active, the status lines, with two exceptions, are gated onto the data bus by the bus multiplexers. Two of the status lines, sWO* and sINTA, will not always be active when pSYNC is active. The WO and INTA status bits must be generated separately.

sINTA This signal indicates that the CPU has accepted an interrupt and is awaiting instruction from the interrupting device. The Z-80 indicates an Interrupt Acknowledge cycle by both M1* and IOREQ* being active in the same bus cycle. IOREQ* in this case goes active almost 2 1/2 clock cycles after M1* and is the Z-80's read

strobe for this cycle. The bus signal sINTA is generated by ANDing the inverted signals M1* and IOREQ*. Thus sINTA will be high only when IOREQ* is active. This is important since the 2810 uses sINTA to generate the bus Data In strobe, pDBIN, during an Interrupt Acknowledge cycle. However, sINTA generated this way does not become active until T3--too late to be gated onto the Data Out bus by pSYNC. Therefore the INTA status bit is generated by the inverted M1* being ANDed with RD*. Only when RD* is inactive high will the INTA bit be high. Since an active M1* occurs without an active RD* only during an Interrupt Acknowledge cycle, the state of the INTA bit accurately reflects the bus cycle.

- When active low, sWO* indicates that the CPU is in a Write cycle. On the 2810 board, sWO* and the status bit WO are generated by two different methods. The status signal is simply the Z-80's WR* signal. However, WR* goes active low during T2 of a Memory Write cycle--too late to be present on the data bus when pSYNC is active. Thus the status bit WO is generated by either MREQ* or IOREQ* being active while RD* is inactive. Only during an I/O or Memory Write cycle would RD* be inactive. The method by which the status bit WO* is generated cannot be used to generate sWO*, since sWO* would then be generated during an Interrupt Acknowledge cycle.
- sHLTA and the Z-80 HALT* both indicate that the CPU has received a HALT instruction and is awaiting an interrupt. Thus sHLTA on the 2810 board is the inverted HALT*. The active sHLTA lights the Halt Acknowledge LED.
- sOUT Indicating that the CPU is outputting data to an I/O device, this signal is generated when both IORQ* and WR* are active.
- This signal is active during the Op Code Fetch cycle of an instruction execution cycle and during an Interrupt Acknowledge cycle in both the 8080 and Z-80. Thus sM1 is generated by the inverted M1* of the Z-80.
- sINP Indicating that the CPU is reading data from an I/O device, this signal is active when both IORQ* and RD* are active.
- sMEMR Active high when during a Memory Read cycle, sMEMR is active only when both MREQ* and RD* are active.

4.1.7 The Wait Circuitry

The WAIT* input to the Z-80 is low when any of the following four conditions occurs: 1) the XRDY line is pulled low; 2) the pRDY line is pulled low; 3) M1* is active when the M1 Wait states are enabled; 4) the ROM is enabled when the Z-80 is operating at 4 MHz. U21c monitors for these conditions, its output going high whenever one of them is met. This high is inverted and pulls the Preset line to the Wait flip-flop, U34a, low. The resulting low on the flip-flop's Q* output pulls the WAIT* input to the Z-80 low. Q* will remain low as long as U21c continues to pull the Preset input to the flip-flop low. As soon as U21c releases the Preset line, the flip-flop will be reset when it is clocked by the rising edge of the 8 MHz clock from U24.

The 8 MHz clock is used to ensure that one and only one Wait state is generated per cycle in which the M1 or ROM Wait state circuitry is active. A Wait request from either circuit is qualified by pSYNC; only if pSYNC is active will U21c be pulled high. In most memory cycles, qualifying the signal with pSYNC ensures one Wait state per cycle. However, during an M1 cycle, pSYNC goes inactive before T2. Resetting the Wait flip-flop with the 8 MHz clock allows WAIT* to remain active long enough for the CPU to sample it, but not so long as to generate an extra Wait state.

4.1.8 The Rom Enable Circuitry

Address lines AO-A10 from the Z-80 are input directly to the ROM, since eleven address bits are necessary to select one location out of 2K. Address lines A11-A15 are input to the Address decoding ROM, U9, along with MREQ* and PHANTOM*. When U9 receives address bits on the high order address lines in the range of FO-F7 when PHANTOM* is inactive and MREQ* active, the output of U9 is pulled low. If the ROM enable jumper is set ON, this low is jumpered to the enable inputs of the ROM, enabling it and lighting the ROM LED. At the same time, the Data In bus will be disabled. If either PHANTOM* is active or MREQ* is inactive, U9's output will be high, disabling the ROM.

4.1.9 Power-on Jump Circuitry

The power-on jump circuitry works by placing on the data bus the unconditional jump command C3 (11000011) during the first M1 cycle after power-on or a system reset and the low byte and high byte of the jump address during the two memory read cycles that follow a jump instruction. Because the Power-on Jump circuitry, when enabled, disables the Data In bus, there is no conflict with memory.

The correct order and timing of the command and address bytes are achieved through the use of four D-type flip-flops and two 8-line-to-4-line multiplexers. The flip-flops are used as a 4-bit shift register, the Q output of one flip-flop being tied to the D input of the next. The flip-flops are triggered by the inverted RD*. When the CPU is reset or turned on, it executes an M1 cycle, pulling the RD* line low. This triggers the first flip-flop, the output of which simply is tied to the next. the meantime, the A input lines to the multiplexers are tied such a way as to generate the data byte 11000011, which is multiplexed onto the internal data bus and read by the CPU. CPU then executes a memory read cycle as a result of receiving a jump instruction, pulling the RD* line low again. This clocks the second flip-flop, the outputs of which change the state of the A input lines such that they reflect the address settings on the Low Byte Address jumpers. The low address byte thus can be read by the CPU. During the next memory read cycle, the third flip-flop is clocked, its output changing the state of the Select inputs on the the multiplexers, allowing the B inputs to the multiplexers onto the internal data bus. Because the B inputs reflect the settings of the High Byte Address jumpers, the CPU receives the high byte address. After having received the jump address, the CPU executes another M1 cycle to fetch the op code at the jump address. When RD* goes low again for the M1 cycle, the fourth flip-flop is clocked, the output of which disables the multiplexer, effectively disqualifying the power-on jump circuitry, and enables the Data In bus, allowing the CPU to read from the jump address. When the system is reset, pRESET* clears all the flip-flops, allowing the process to begin again.

4.2 THE SERIAL I/O PORT

National's 8250 Asynchronous Communications Element performs almost all the necessary functions to interface the CPU to a serial peripheral device. It takes the parallel data it receives from the CPU and converts it to serial, adds start and stop bits, and transmits it over a single wire one bit at a time. When

receiving serial data from the peripheral, it does the reverse, stripping the start and stop bits from the data and converting the data to parallel for output over the eight internal data lines to the CPU. The 8250 requires a external clock, provided on the 2810 by a 1.8432 crystal oscillator. It also requires some minimal circuitry to interface it to the CPU and the peripheral.

4.2.1 The CPU Interface

The 8250 is selected when its chip select inputs, CSO and CS1 is high when IOREQ* is active when M1* is CS1, are high. (The qualifying of IOREQ* with M1* is necessary to inactive. distinguish a valid I/O cycle from an Interrupt Acknowledge cycle.) CSO is high when the address bits on A3-A7 match the settings of the Serial Address Select jumpers. Read/Write control is provided by pDBIN and pWR*, which control the Data Strobe and Data In Strobe of the 8250 respectively, allowing the CPU to read and write to the registers selected by AO-A2. When the CPU is reading from the 8250's registers, the 8250's DDIS* line goes active, disabling the CPU's Data In bus, since data will be transferred on the 2810's internal bi-directional data lines.

4.2.2 The Peripheral Interface

The Peripheral side of the interface consists of a set of line drivers and receivers which translate between the TTL signals of the 8250 and the nominal +5 to -5 volt signals required by the RS-232-C interface. The 8250's handshake lines are also used in a way which requires explanation.

The RS-232-C specifications are concerned with the communication link between a MODEM (or data communications equipment, DCE for short) and a computer terminal (or data terminal equipment, DTE for short). Thus equipment conforming to the RS-232-C specifications must take on the role of either a DCE or DTE device. The 2810's serial port is designed to be the DCE side of the interface. The problem here is that the 8250's handshake lines are defined as those of a DTE device. Thus the roles of the 8250 handshake lines must change. For example, the input into the 8250's CTS (Clear To Send) pin comes actually from the DCE-type connector's RTS (Request to Send) line. The 8250's output DTR (Data Terminal Ready) appears on the connector's DSR (Data Set Ready) line. The 8250's auxiliary output, OUT 1, is

tied to the connector's Received Line Signal Detect (RLSD), allowing RLSD to be available to signals that require the signal. The following table summarizes the connections between the 8250 and the DCE-type connector.

| 8250 | | CONNECTOR |
|------|---|-----------|
| | | |
| DSR | | DTR |
| CTS | | RTS |
| RTS | | CTS |
| DTR | | DSR |
| OUT | 1 | RLSD |

TABLE 4-3

If you have reason to consult an 8250 data sheet, please keep these role changes in mind. The serial input from the peripheral is also connected to the 8250's Ring Indicator input to support the auto-baud feature of the 2810's firmware.

| | | • |
|--|--|---|

APPENDIX A

THE 2810 Z-80 CPU BUSSES

.

THE SYSTEM BUS A-3

A.1 THE SYSTEM BUS

A.1.1 The S-100 Bus

The S-100 bus came into being with the Altair line of microcomputers using the 8080 microprocessor. Known then as the Altair bus, it was adopted by many other microcomputer manufacturers and became an unoffical industry standard; hence the name "standard-100" bus.

Recently the IEEE has undertaken the development of an official standard for the S-100 bus. The proposed standard differs from the unofficial standard in the definitions of several lines. The changes reflect in part the changes in the microcomputer industry. New processors have come onto the market 16-bit data transfer, dynamic memory with new capabilities: refresh, nonmaskable interrupts, etc. And as system design has become more sophisticated, there has been a move away from front panels. In the proposed standards, for example, several signals previously used for front panel functions have been eliminated and the lines themselves reserved for future use. The differences between the proposed standard and the unofficial standard present a dilemma for the manufacturer of S-100 product: Should he conform to the proposed standard or aim for current product compatability?

The 2810 board represents a compromise; we have conformed to the proposed standards where possible without sacrificing compatiblity with the major S-100 systems currently on the market. In the next section, we define the signals used by the 2810 system bus, and make note of discrepancies between our line use and those of the unofficial or the proposed standards.

A.1.2 The 2810 System Bus

The following are definitions of the signals used by the 2810 system bus. We have followed the convention of indicating active low signals with an asterisk (*) following the signal mnemonics.

For clarity's sake, we have divided the signals on the 2810 bus into 6 categories: 1) the address and data busses, 2) the status bus, 3) processor control signals, 4) front panel control, 5) DMA control, and 6) system utilities.

A-4 THE SYSTEM BUS

1. Data and Address Lines

AO-A15 The 16-bit parallel address lines.

DIO-DI7 The 8-bit parallel data input lines.

DOO-DO7 The 8-bit parallel data output lines.

2. The Status Signals

The Status signals indicate the nature of the bus cycle in progress and are the functional equivalents of the outputs of the 8080's status latch. The mnemonics for the status lines begin with a lower case "s."

SINTA The Interrupt Acknowledge signal indicates that the CPU has accepted an interrupt.

sWO* The Write/Output signal indicates that the CPU is in a write or output cycle.

SHLTA The Halt Acknowledge signal indicates that the CPU is executing a HALT instruction.

sOUT The Output signal indicates that the CPU is executing an output instruction.

sM1 The M1 cycle signal indicates that the CPU is in the Op Code fetch portion of an instruction cycle.

sINP The Input signal indicates that the CPU is executing an input instruction.

sMEMR The Memory Read signal indicates that the CPU is reading from memory.

3. The Processor Control Signals

The processor control signals are concerned with synchronizing the movement of data to and from the processor during any machine cycle. With the exception of NMI*, REFRESH*, and MREQ*, they are the functional equivalents of the 8080 control inputs and outputs and are generally prefixed with the letter "p."

Outputs

pSYNC The Sync signal indicates the presence of status bits on the Data Out bus.

pDBIN The Data Bus In signal gates the data on the Data In bus onto the 2810's internal data lines.

pWR* The Write signal indicates the presence of valid data on the Data Out bus.

pHLDA The Hold Acknowlege signal indicates that the CPU has relinquished control of the bus in response to a Hold request.

pWAIT The Wait signal indicates that the CPU has entered a Wait state. In the proposed standard, this signal is eliminated and the line is reserved for future use.

pINTE The Interrupt Enable signal indicates that the CPU will respond to interrupt requests. In the proposed standard, this signal is eliminated and the line is reserved for future use.

REFRESH* (Optional) The Refresh signal is a control signal for dynamic memory refresh. During the time REFRESH* is active, a dynamic memory refresh is totally transparent to the processor. This line is left undefined by the proposed standard.

MREQ* (Optional) The Memory Request signal from the Z-80 indicates that the address bus holds a valid address for a memory read or write. This line is left undefined by the proposed standard.

Inputs

pRDY The Ready signal allows external devices to place the CPU in a Wait state.

pINT* The Interrupt signal allows external devices to request service from the CPU.

pHOLD* The Hold signal allows external devices to request control of the bus.

NMI* (Optional) The Nonmaskable Interrupt signal allows external devices to assert an interrupt request that

A-6 THE SYSTEM BUS

cannot be masked off by the CPU.

pRESET* The Reset signal, when active low, resets the CPU. It is generated usually by a front panel switch and is also asserted by POC*.

4. Front Panel Control

XRDY The External Ready signal is a ready line generally used by front panels for single-step or stop operations.

SSW DSB* The Sense Switch Disable signal disables the data input lines DIO-DI7 so that the input from the front panel sense switches can be strobed onto the internal bi-directional data bus. The proposed standard eliminates this signal and reserves the line for future use.

RUN The Run signal indicates the state of the Run/Stop flip-flop on the front panel is set to Run. This proposed standard eliminates this signal and reserves the line for future use.

SS The Single Step signal indicates a single step is being performed. The proposed standard eliminates this signal and reserves the line for future use.

5. DMA Control

STAT DSB* The Status Bus Disable signal allows external devices to place the status bus driver in its high impedance state.

C/C DSB* The Command/Control Disable signal allows external devices to place the control bus driver in its high impedance state.

ADD DSB* The Address Disable signal allows external devices to place the address bus driver in its high impedance state.

DO DSB* The Data Out Disable signal allows external devices to place the Data Out driver in its high impedance state.

THE SYSTEM BUS A-7

6. System Utilities

POC* Active only during power-on, the Power-On Clear signal asserts EXT CLR* and RESET*.

EXT CLR* When active, the External Clear signal resets external devices.

MWRT The Memory Write signal indicates that the current data on the Data Out bus is to be written into the memory location specified by the address bus. Often generated by front panel devices, it usually is used for front panel memory deposit.

PHANTOM (Optional) The Phantom signal is used to control memory overlay. On the 2810 board, an external device can use it to overlay the memory space occupied by the on-board ROM.

 ϕ 1 is the phase one clock for the 8080.

 Φ 2 Φ 2 is the phase two clock for the 8080.

CLOCK Clock is a 2 MHz signal, regardless of processor speed.

2*/4 MHZ (Optional) When high, this signal indicates the processor is operating at 4 MHz. When it is low, it indicates the processor is operating at 2 MHz. The early S-100 bus used this line for the sSTACK signal; the proposed standard suggests this line be used for the signal ERROR*.


+8 VOLTS This is the unregulated +8 Volts from the power supply.

+16 VOLTS This is the unregulated +16 Volts from the power supply.

-16 VOLTS This is the unregulated -16 Volts from the power supply.

A.1.3 The System Bus Pin Assignments

2810 BUS CONNECTOR PINOUT



*Jumper-enabled signals

A.2 SERIAL INTERFACE BUS

A.2.1 Signal Definitions

The following are the RS-232-C signals used by the asynchronous serial port.

Inputs


- DTR Data Terminal Ready. When active, this signal indicates that the peripheral is ready to establish a communications link and receive or transmit data to/from the 8250.
- RTS Request to Send. When active, this signal indicates that the peripheral's transmit data buffer is full and is ready to transmit data.
- TxD Transmit Data. This signal is the serial data input from the peripheral to the 8250.

Outputs

- RxD Receive Data. This signal is the serial output from the 8250 to peripheral.
- CTS Clear To Send. The active signal informs the peripheral that the 8250 is ready to send data.
- DSR Data Set Ready. This informs the peripheral that the 8250 is ready to communicate.
- RLSD Received Line Signal Detect. This signal indicates that the 8250 has detected a signal from the peripheral.

A.2.2 RS-232-C Pin Assignments

2810 DCE-TYPE CONNECTOR PIN ASSIGNMENTS EIA RS-232-C STANDARD



DB-25S (FEMALE) FRONT VIEW

APPENDIX B

THE 2810 ACCESSIBLE REGISTERS

| | · . | | | |
|---|-----|--|--|--|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| , | | | | |

B.1 THE Z-80 PROGRAM ACCESSIBLE REGISTERS

Twenty-two of the Z-80's internal registers are accessible to the programmer. Figure B-1 shows the configuration of the accessible registers, while sections B.1.1 through B.1.3 give a short description of them.




FIGURE B-1 Z-80 REGISTERS

B.1.1 Accumulator and Flag Registers

The two 8-bit accumulators hold the result of arithmetic and logical operations while their associated flag registers indicate the special results of such operations. A single exchange instruction allows the programmer to work with either pair of registers.

B.1.2 Special Purpose Registers

Program Counter (PC)--This 16-bit register holds the memory address of the current instruction. The PC is automatically

incremented after its contents have been transferred to the address lines. A program jump overrides the incrementer and places a new value in the PC.

Stack Pointer (SP)--This 16-bit register holds the address of the current top of a stack located anywhere in external RAM memory. The PUSH and POP instructions push data from specific registers onto the stack or pop the data off the stack into specific registers.

Index Registers (IX and IY)--These two independent 16-bit registers hold a base address that is used in indexed addressing modes. This base address is used in conjunction with a displacement byte (a two's complement integer) in an indexed instruction to specify a location in memory.

Interrupt Page Address Register (I)--This register is used for interrupt response mode involving an indirect call to memory. The register stores the high order 8-bits of the indirect address; the interrupting device provides the lower 8-bits. (See your programming manual for more details.)

Memory Refresh Register (R)--This register is used as counter register for dynamic memory refresh. It contains a refresh address which is placed on the address bus during the last two clock cycles of every M1 cycle. The address is then automatically incremented. You would not normally access this register, although you can load it for testing purposes.

B.1.3 General Purpose Registers

The general purpose registers consist of a main and alternate set of six 8-bit registers. They can be used as individual 8-bit registers or as 16-bit register pairs. The main set pairs are BC, DE, and HL; the alternate set pairs are BC', DE', and HL'. A single exchange command allows the programmer to select either set. See your Z-80 programming manual for more details.

B.2 THE 8250 ADDRESSABLE REGISTERS

There are nine accessible registers of concern in the 8250. These registers are addressed through the low-order three bits of the serial port address. The registers are addressed as follows:

| DLAB | A 2 | A 1 | AO | REGISTER |
|------|-----|-----|----|--|
| 0 | 0 | 0 | 0 | Receiver Buffer (read), Transmitter Holding Register (write) |
| 0 | 0 | 0 | 1 | Interrupt Enable |
| x | 0 | 1 | 1 | Line Control |
| x | 1 | 0 | 0 | Peripheral Control |
| x | 1 | 0 | 1 | Line Status |
| x | 1 | - 1 | 0 | Peripheral Status |
| 1 | 0 | 0 | 0 | Divisor Latch (least significant byte) |
| 1 | 0 | 0 | 1 | Divisor Latch (most significant byte) |

TABLE B-1 8250 REGISTER ADDRESSING

Note that the address lines alone are not always sufficient to select a register; the state of the Divisor Latch Bit (DLAB) of the Line Control Register determines which of the registers sharing the same address will be selected.

The contents and function of each register are summarized in Table B-2 below. In addition, six of the registers are described in more detail in the the following pages. If you consult the 8250's data sheet, you will notice discrepancies between our bit descriptions and the data sheet's descriptions for some of the bits. Such discrepancies are more apparent than real: the data sheet assumes the 8250 will be used as a DTE device and thus has named the bits accordingly; we use it as a DCE device and thus have renamed the bits. Note that since we do not use the 8250's interrupt capabilities, the first four bits of the Interrupt Enable Register should be set to 0.

| | | REGISTER ADDRESS | | | | | | | | | |
|--|---|---|---------------------------------|-----------------------------|-----------------------------------|---|----------------------------------|------------------|------------------|--|--|
| | O DLAB = 0 | 0 DLAB=0 | 1 DLAB≃0 | 3 | 4 | 5 | 6 | O DLAB = 1 | 1 DLAB=1 | | |
| | Receiver Buffer Register (Read Only) | Transmitter Holding Register (Write Only) | interrupt Enable Register | Line Control Register | Peripheral Control Register | Line Status Register | Peripheral Status Register | Divisor Latch | Divisor Latch | | |
| | RBR | THR | IER | LCR | PCR | LSR | PSR | DLL | MSR | | |
| • | Data Bit 0 | Data Bit 0 | Set to 0 | Word Length Select Bit O | DSR | Data Ready | Delta CTS | Bit O | Bit 8 | | |
| 1 | Data Bit 1 | Đata Bit 1 | Set to 0 | Word Length Select Bit 1 | ÇTS | Overrun Error | Delta DSR | Bit 1 | Bit 9 | | |
| 2 | Data Bit 2 | Data Bit 2 | Set to 0 | Number of Stop Bits | RLSD | Parity Error | 0 | Bit 2 | Bit 10 | | |
| 3 and a second s | Data Bit 3 | Data Bit 3 | 0 | Parity Enable | Set to 1 | Framing From | 0 | Bit 3 | Bit 11 | | |
| 4 | Data Bit 4 | Data Bit 4 | 0 | Even Parity Select | Loop | Break Interrupt | RTS | Bit 4 | Bit 12 | | |
| 5 | Data Bit 5 | Data Bit 5 | o | Stick Parity | 0 | Transmitter Holding Register Empty | DTR | Bit 5 | Bit 13 | | |
| 6 | Data Bit 6 | Data Bit 6 | 0 | Set Break | 0 | Transmitter Shift Regi.;ter Empty | 0 | Bit 6 | Bit 14 | | |
| 7 | Data Bit 7 | Data Bit 7 | 0 | Divisor Latch Access Bit | 0 | 0 | o | Bit 7 | Bit 15 | | |

TABLE B-2 8250 REGISTER SUMMARY

B.2.1 Peripheral Control Register

This register controls the interface with the peripheral. Bits 0 through 2 control the state of the DSR, CTS, and RLSD outputs. To set one of these signals active high, write a 1 to its bit. Bit 4 , when set to 1, enables loopback testing, in which the data in the transmitter register is looped to the receiver register, without having been output. Thus data that is transmitted is immediately received. See Table B-2 for a summary of the register.

B.2.2 Line Control Register

The line control registers allows you to specify the serial data format. For ease of programming, you can examine the contents of the line control register at any time. The bit definitions and functions are summarized in Table B-3.

| BIT NO. | BIT NAME | FUNCTION | DEFINITION |
|---------|-----------------------|---|---|
| 0 | Word Length Select | Bit 0 and B 1 select the number of bits in each serial character, | Bit 0 Bit 2 = Word Length 0 0 5 bits 0 1 6 bits 1 0 7 bits 1 1 8 bits |
| 2 | Stop Bits Select | Selects the number of stop bits in each serial character. | 0 = 1 Stop bit 1 = 1 1/2 Stop bits (5-bit word) 2 Stop bits (6-, 7-, 8-bit words) |
| 3 | Parity Enable | Selects whether or not a parity bit is generated between the last data bit and stop bit(s). | O= No Parity bit 1 = Parity bit |
| 4 | Even Parity Select | Selects whether the parity bit will make an even or odd number of 1s in the data word. | 0 = Odd parity 1 = Even parity |
| 5 | Stick Parity | Selects whether a 1 or a 0 will be sent in the parity bit position. | Bit 3 Bit 4 Bit 5 = Stick parity bit x x 0 None 1 0 1 1 1 1 1 0 |
| 6 | Set Break | Selects whether or not sOUT is forced to spacing (logic 0) | 0 = Break disabled 1= Break (spacing enabled) |
| 7 | Divisor Latch | Determines which register of those sharing the same address is selected. | 0 = Receiver buffer or transmitter holding register 1 = Divisor latches |

TABLE B-3 LINE CONTROL REGISTER

B.2.3 Peripheral Status Register

This register indicates the current state of the control lines from the peripheral device. The first two bits are set to a logic 1 whenever the state of the control line has changed since the peripheral status register was last read by the CPU. See Table B-2 for a summary of the register's contents.

B.2.4 Line Status Register

This register provides status information to the CPU concerning the data transfer. The bit definitions and functions are summarized in Table B-4 below. Except where otherwise noted, the bits are reset when the CPU reads the line status register.

| BIT NO. | NAME | DEFINITION |
|---------|---|---|
| 0 | Data Ready (DR) | Set to 1 if the Receiver Buffer is full, Reset by CPU reading buffer or writing a 0 to it. |
| 1 | Overrun Error (OE) | Set to 1 if the CPU did not read the data in the Receiver Buffer before the next character was transferred to it. |
| 2 | Parity Error (PE) | Set to logic 1 when a parity error is detected. |
| 3 | Framing Error (FE) | Set to 1 if Incoming character has no valid stop bit. |
| 4 | Break Interrupt (BI) | Set to 1 whenever the received data input is held in the spacing state for longer than a full word transmission time. |
| 5 | Transmitter Holding Register Empty (THRE) | Set to 1 when Transmitter Holding Register is empty, having transferred its data to the Transmitter Shift Register . Reset when CPU loads the THR . |
| 6 | Transmitter Shift Register Empty (TSRE) | Set to 1 when Transmitter Shift Register is idle . Reset upon data transfer from THR. A read-only bit. |
| 7 | | Permanently set to 0 |

TABLE B-4 LINE STATUS REGISTER

B.2.5 Divisor Latch Registers

The divisor latch registers are used to select the baud rate you wish. The programmable baud rate generator can divide the 1.8432 Mhz clock input by any divisor from 1 to (2**16)-1. The output frequency of the baud rate generator is 16X the baud rate (divisor# = frequency input/(baud rate * 16)). The divisor is stored in the two divisor latches in a 16-bit binary format. Table B-5 shows the divisors for some common baud rates.

| BAUD | DIVISOR | PERCENT ERROR |
|-------|---------|--------------------|
| | FOR 16x | DIFFERENCE BETWEEN |
| RATE | CLOCK | DESIRED AND ACTUAL |
| 50 | 2304 | _ |
| 75 | 1536 | _ |
| 110 | 1047 | 0.026 |
| 134.5 | 857 | 0.058 |
| 150 | 768 | - |
| 300 | 384 | _ |
| 600 | 192 | _ |
| 1200 | 96 | - |
| 1800 | 64 | _ |
| 2000 | . 58 | 0.69 |
| 2400 | 48 | _ |
| 3600 | 32 | _ |
| 4800 | 24 | - |
| 7200 | 16 | - |
| 9600 | 12 | _ |
| 19200 | 6 | _ |
| 38400 | 3 | - |
| 56000 | 2 | 2.86 |

TABLE B-5 BAUD RATE DIVISOR

APPENDIX C

FIRMWARE LISTING

```
CP/M MACRO ASSEM 2.0
                                                                                                                        #001
                                                                                                                                                              MOSS 2.2 MONITOR
                                                                                                                                                                'MOSS 2.2 MONITOR'
                                                                                                                         TITLE
                                                                                                                                                               68
280
                                                                                                                         PAGE
                                                                                                                         MACLIB
                                                                                          MOSS MONITOR (VERSION 2.2)
                                                                                           20 JUNE 1980
                                                                                          ALL RIGHTS RESERVED BY ROBERT B. MASON
                                                                                  MOSS:
       F000
                                                                                                                                                                  OFOOOH
                                                                                                                                                                                                         ROM START ADDRESS
VECTOR FOR WARM RESTART
NUMBER OF BREAKPOINTS
                                                                                  ROM:
WSVEC:
                                                                                                                                                                  ÖFÖOOH
       F000 =
                                                                                                                          EQU
       0000 =
       0002 =
0013 =
000D =
                                                                                                                                                                NBKPTS:
                                                                                 CTRLS:
CR:
LF:
FMFD:
BELL:
IOBYTE:
                                                                                                                         EQU
EQU
       000D = 000A = 000C = 0007 = 0003 =
                                                                                                                          EQU
EQU
      0020 = 0021 = 0022 = 0023 = 0024 = 0025 = 0026 =
                                                                                    SDATA:
                                                                                                                          EQU
EQU
EQU
                                                                                   SINTEN:
SIDENT:
SLCTRL:
                                                                                   SMDMCT:
SLSTAT:
SMDMST:
                                                                                                                           EQU
                                                                                                                         EQU
                                                                                    SPSV:
                                                                                                                                                                                                            STACK POINTER SAVE LOCATION
         0006 =
                                                                                                                           EQU
                                                                                                                                                                   6
                                                                                            REGISTER STORAGE DISPLACEMENTS FROM NORMAL SYSTEM STACK LOCATION.
                                                                                     ALOC:
         0015 =
                                                                                                                            EQU
                                                                                  ALOC:
BLOC:
BLOC:
ELOC:
FLOC:
HLOC:
HLOC:
TLOC:
TLOCX:
LLOCX:
        0015 = 0013 = 00112 = 0014 = 0031 = 0034 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0035 = 0
                                                                                                                                                                     13H
12H
11H
10H
                                                                                                                            EQUUUUUUUUUUUUUUUUUUUUUUUUUUUU
                                                                                                                                                                     14H
                                                                                                                                                                     31H
30H
34H
17H
35H
          0035 =
0025 =
0020 =
                                                                                                                                                                     2ÓH
                                                                                    APLOC:
BPLOC:
CPLOC:
DPLOC:
EPLOC:
FPLOC:
HPLOC:
LPLOC:
                                                                                                                             EQU
EQU
EQU
                                                                                                                                                                     9
11
          0009 =
000B =
000A =
                                                                                                                                                                       10
                                                                                                                              EQU
EQU
EQU
EQU
EQU
EQU
EQU
                                                                                                                                                                     132
8154
752
           000D =
          000C =
0008 =
000F =
           000E =
                                                                                     XLOC:
YLOC:
RLOC:
          0007 =
0005 =
0002 =
           0003 =
                                                                                       ILOC:
                                                                                              JUMP TARGETS FOR BASIC INPUT/OUTPUT
           F000 C35BF0
F003 C346F6
F006 C356F6
                                                                                       CBOOT:
                                                                                                                                                                      INIT
CI
RI
                                                                                                                                                                                                              COLD START CONSOLE INPUT READER INPUT
                                                                                                                              JMP
                                                                                       CONIN:
                                                                                                                              JMP
                                                                                       READER: JMP
```

| TOP OF CONTIGUOUS RAM. IT SEARCHES I TOP UNTIL A WOW-RAM LOCATION IS I TAKES OFF FOR MONITOR WORK SPACE INCOMITOR START LOCATION ; START OF MEMORY ADDRESS SPACE ; | E ROLLON | PXI PXI LORH LORND LORND LHOW LH | WEWSZ1 | FOGF CS FOT STEPFF FOT STEPFF FOT TE FOT TE FOT TE |
|--|--|--|---------------------------------------|---|
| S-S SET UP TEMPORARY STACK SEXIP THE NEXT INST SEXIP THE NEXT INST | SP, FAKE | OBG WAI FXI | · | F069+10FC F06B 3195F0 F06E 3E00 F06F |
| ; DISEBLE INTERRUPTS ; USE STACK TO INITIALIZE RESTARTS SS6 ; WITH RESTART ERROR VECTORS ; 16 TIMES (64 BYTES) | SP,3PH H,JMP#2 D,RSTEH B,16 H | DYNZ LOCH LOCH WAI LXI LXI LXI DI | :TINÎ | FOSC 313F00 FOSC 313F00 FOSS 11B2F6 FOSS 10B10 FOSS 0610 FOSS ES FOSS ES |
| ON CODE | ITASIJAI. | OCD INIT | THE C | |
| | CALLO COLORD COL | | : Jeī | 60111111111111111111111111111111111111 |
| EZZEZ OŁ THE ACTION ROUTINEZ TI TO LOOK UP THE DESIRED ADDRESS. | NE OSES | ONTAINS : | TBL C | |
| PREAKPOINT ENTRY POINTS CONSOLE OUTPUT CONSOLE STATUS CONSOLE STATUS CONSOLE STATUS CONSOLE STATUS CONTROL PUT LOBYTE INTO (A) CONTROL PUT CONTROL CONTROL SPECKPOINT ENTRY POINTS CONSOLE STATUS MEMORY LIMIT CHECK SPECKPOINT CHECK MEMORY LIMIT CHECK M | BEST BTS BTS BTS TOCHK TOCHK COSTS C | #002 1MP 1MP 1MP 1MP 1MP 1MP 1MP 1MP | CONOUT: CONOT: CONST: CONST: | FO24 C3CFF3 FO15 C394F6 FO16 C394F6 FO17 C394F6 FO18 C386F7 FO18 C386F7 FO08 C370F6 FO09 C300F6 FO09 C300F6 |
| GOTTION S | CSSOM | C00# | JUN | GOST GUDIN IN GO |

```
CP/M MACRO ASSEM 2.0
                                       #003
                                                    MOSS 2.2 MONITOR
 F07A BE
F07B 2F
F07C 77
                                       CMP
                                                    М
                                       CMA
                                                    M, A
MEMSZ2
                                       MOV
                                       JRNZ
 F07D+2004
F07F 7C
F080 B8
                                                                  ; SEE IF ON MONITOR BORDER
                                       VOM
                                                    A,H
                                       CMP
                                                    MEMSZ1
                                       JRNZ
 F081+20F3
F083 25
F084 01DEFF
F087 09
F088 C1
F089 C9
                                                    H ; TAKE OFF WORKSPACE B, EXIT-ENDX-3*NBKPTS+1
                          MEMSZ2: DCR
                                       LXI
                                       DAD
                                                    В
                                                                  ; (B,C) IS UNPREDICTABLE DURING INIT
                                        POP
                                                    В
                              ROUTINE MEMCHK FINDS THE CURRENT TOP OF CONTIGUOUS MEMORY (LESS THE MONITOR WORKSPACE) AND RETURNS THE VALUE.
  F08A E5
F08B CD6FF0
F08E 7D
F08F D63C
                                                                  ;SAVE (H,L);GET THE RAM SIZE
                           MEMCK:
                                       PUSH
                                                     MEMSIZ
                                        CALL
                                        MOV
                                                     A,L
60
                                                                  ; TAKE OFF WORK SPACE
                                                     MEMCKO
                                        JRNC
  F091+3001
F093 25
F094 44
F095 E1
F096 C9
                                        DCR
                                                     H
                                                     B,H
                           MEMCKO: MOV
                                        POP
                                        RET
  F097 99F0
F099 F9
F09A 1145F4
                           FAKE:
                                        DW
                                                     FAKE+2
                                        SPHL
                                                     D, EXIT
                                        LXI
  F09D EB
F09E 011D00
                                        X CHG
                                                     B, ENDX-EXIT
                                        LDIR
   FOA1+EDBO
                                        LXI
PUSH
POP
DCX
LDIR
  FOA3 010600
FOA6 D5
FOA7 E1
FOA8 2B
                                                     B,3*NBKPTS
                                                     D
                                                     H
H
   FOA9+EDBO
FOAB 21E8FF
FOAE 39
FOAF E5
                                                     H,-24
SP
                                        DAD
                                        PUSH
                                                     H
  FOBO 23
FOBO 23
FOBO 23
FOB2 220600
FOB5 160A
FOB7 C5
FOB8 15
                                        INX
                                                     H
                                                                   ; ADJUST USER STACK LOCATION
                                                                   ; SAVE THE STACK INITIAL VALUE ; INITIALIZE REGISTER STORAGE AREA
                                         SHLD
                                                     SPSV
                                        MVI
                                                     D, 10
                           INIT2:
                                        PUSH
                                                     B
                                        DCR
                                                                   ;LOOP CONTROL
                                         JRNZ
                                                      INIT2
   F0B9+20FC
                            ; INSERT I/O INIT CODE HERE
   FOBB CD94F6
FOBE CD9FF4
FOC1 CD94F6
FOC4 2190F4
FOC7 CD95F6
                                        CALL
CALL
CALL
                                                      RTS
18250
                                                                   ; INITIALIZE THE 8250
                                                      RTS
                                                     H,LOGMSG ;LOG ONTO THE SYSTEM PRTWD
                                         CALL
                                                      WINIT
                                                                   GO TO MONITOR EXECUTIVE
                                         JMPR
   FOCA+1843
                                ROUTINE EXF READS ONE PARAMETER. IT EXPECTS THE FIRST CHARACTER OF THE PARAMETER TO BE IN THE A REGISTER
                                         ON ENTRY.
   FOCC 0601
FOCE 210000
                            ĖXF:
                                         MVI
                                                      B,1
H,0
                                                                   ; SET UP FOR ONE PARAMETER
                                         LXI
```

```
CP/M MACRO ASSEM 2.0
                                                   #004
                                                                    MOSS 2.2 MONITOR
                                                                                      ;FIRST CHARACTER IN A ALREADY
                                                   JMPR
                                                                    EX1
  FOD1+180C
                                        ROUTINE EXPR READS PARAMETERS FROM THE CONSOLE
AND DEVELOPS A 16 BIT HEXADECIMAL FOR EACH ONE.
THE NUMBER OF PARAMETERS WANTED IS IN THE B REG
ON ENTRY. A CARRIAGE RETURN WILL TERMINATE THE
ENTRY SEQUENCE; A BLANK OR A COMMA WILL END THE
CURRENT PARAMETER ENTRY. EACH PARAMETER ONLY
TAKES THE LAST 4 DIGITS TYPED IN; ANY EXCESS IS
DISCARDED. A NON-HEX DIGIT WILL TERMINATE THE
ENTRY SEQUENCE AND CAUSE A WARM BOOT OF THE MON.
                                   AS3:
                                                    DJNZ
                                                                     AS2
                                                                                       : PART OF THE ASSIGN CODE
  F0D3+1079
                                                                                       : NON-ZERO IS ERROR
                                                    JRNZ
                                                                     OPRT
                                   EX3:
  F0D5+2032
F0D7 05
F0D8 C8
                                                                                       ; MORE PARAMETERS?
                                   EXPR1:
                                                    DCR
                                                                     В
                                                                                      NO. RETURN
INITIALIZE PARAMETER
GET NEXT NUMBER
                                                    RZ
                                                                     H,O
ECHO
C,A
NIBBLE
   FODO CO
FODO CD7BF3
FODF 4F
                                                    LXI
CALL
                                   EXPR:
                                   EXO:
                                   EX1:
                                                    VOM
                                                                                        SAVE CHAR FOR LATER USE
   FOEO CDBOF3
                                                    CALL
                                                                                       :NOT A NUMBER, JUMP
                                                    JRC
                                                                     EX2
  F0E3+3808
F0E5 29
F0E6 29
F0E7 29
F0E8 29
                                                    DAD
                                                                      Н
                                                                                       ;MULTIPLY BY 16
                                                    DAD
                                                                      H
                                                                      Ĥ
                                                    DAD
                                                    DAD
                                                                      Η
   FOE9 B5
                                                                                       ; ADD ON NEW DIGIT
                                                    ORA
   FOEA 6F
                                                    MOV
                                                                      ĒXÖ
                                                     JMPR
                                                                                       GO GET NEXT DIGIT
   FOEB+18EF
                                                                                       ; PUT UNDER RETURN ADDRESS ON STACK
; RESTORE RETURN ADDRESS
; REGET THE LAST CHARACTER
; TEST FOR DELIMITER
; JUMP IF NOT CARRIAGE RETURN
   FOED E3
FOEE E5
FOEF 79
FOFO CDC3F3
                                   EX2:
                                                     XTHL
                                                     PUSH
                                                                      Н
                                                                      A,C
P2C
                                                    MOV
CALL
                                                     JRNC
                                                                      EX3
   F0F3+30E0
                                                                      QPRT
                                                                                       CARRET WITH MORE PARAM MEANS ERROR
                                                     DJNZ
   F0F5+1012
F0F7 C9
                                                     RET
                                       MAIN ACTION ROUTINES
                                       LOGICAL ASSIGNMENT OF PERIPHERALS
                                     THIS ROUTINE CONTROLS THE ASSIGNMENT OF PHYSICAL
PERIPHERALS TO THE FOUR LOGICAL DEVICE TYPES. IT
ALTERS IOBYTE (MEMORY LOCATION 0003) TO MATCH THE
CURRENT ASSIGNMENT. THE FOUR LOGICAL DEVICES ARE
CONSOLE, READER, LIST, AND PUNCH. IN ALL CASES,
THE TTY DEVICE IS SET UP AS THE DEFAULT DEVICE.
   FOF8 CD7BF3
FOFB 216EF1
FOFE 110500
F101 0604
                                                                     ECHO ;GET THE LOGICAL DEVICE DESIRED
H,ALT ;START OF CONVERSION TABLE
D,APT-ALT ;DISTANCE BETWEEN LOGICAL CHOI
B,4 ;NUMBER OF LOGICAL CHOICES
M ;IS THIS ONE IT?
                                    ASGN:
                                                     CALL
                                                     LXI
LXI
MVI
    F103 BE
                                    ASO:
                                                     CMP
                                                                                        YES, JUMP
                                                                      AS1
                                                     JRZ
   F104+2842
F106 19
                                                     DAD
                                                                      D
                                                                                        ; NO, GO TO NEXT LOGICAL ENTRY
                                                                      ASO.
                                                     DJNZ
   F107+10FA
F109 218CF4
F10C CD98F6
                                                     LXI
                                                                      H,QMSG
PRTWA
                                    QPRT:
                                                                                        GET ADDRESS OF QUESTION MARK MSG
                                                     ÇALL
                                                                                        PRINT IT
```

CP/M MACRO ASSEM 2.0 #005 MOSS 2.2 MONITOR

```
THE WARM START CODE
F10F 2A0600
F112 F9
F113 210FF1
F116 E5
F117 220100
F11A 3EC3
F11C 320000
F11F CDA9F6
F122 CD78F3
F125 D641
                               WINIT:
                                                                SPSV
                                                                                 ; RESET THE STACK
                                                LHLD
                                                SPHL
                                                                H, WINIT ; RESET RETURN AND WARM START VECTOR
                               WINITA:
                                                LXI
                                                PUSH
SHLD
                                                                WSVEC+1
A,0C3H
WSVEC
CRLF
                                                MVI
                                                STA
CALL
                                                                                 START A NEW LINE
GET THE COMMAND
GET RID OF ASCII ZONE
                                                                ĎĔÇĦO
                                                CALL
                                                SUI
                                                JŖĊ
                                                                QPRT
                                                                                  BAD COMMAND
F127+38E0
F129 FE1A
                                                                                 ; CHECK UPPER LIMIT
                                                                'Z'-'A'+1
QPRT ;
                                                CPI
                                                JRNC
F12B+30DC
F12D 87
F12E 5F
F12F 1600
F131 0602
F133 2127F0
F136 19
F137 7E
F138 23
F139 66
F13A 6F
F13B E9
                                                                A
E,A
D,O
B,2
H,TBL
                                                                                 ;DOUBLE IT FOR TABLE OFFSET ;SET UP FOR DOUBLE ADD
                                                 ADD
                                                MOV
MVI
MVI
LXI
DAD
MOV
INX
MOV
                                                                                 SET UP FOR TWO PARAMETERS GET ACTION ROUTINE ADDRESS
                                                                 D
                                                                _{\rm H}^{\widetilde{A}}, M
                                                                                 ;LOAD H,L INDIRECT
                                                                 H,M
                                                MÖV
                                                                                  GO TO ACTION ROUTINE
                                                 PCHL
                                    FILL ACTION ROUTINE
                                                THIS ROUTINE FILLS A BLOCK OF MEMORY WITH A USER-DETERMINED CONSTANT. IT EXPECTS THREE PARAMETERS TO BE ENTERED IN THE FOLLOWING ORDER:
                                                START ADDRESS
FINISH ADDRESS
FILL VALUE
                                                                                  ;GET THREE PARAMETERS;PUT DOWN THE FILL VALUE;INCREMENT AND CHECK THE POINTER;NOT DONE YET, JUMP
 F13C CD86F3
F13F 71
F140 CD8FF3
                                FILL:
                                                                 EXPR3
                                                 CALL
                                                                M,C
                                 FIO:
                                                 MOV
                                                 CALL
                                                 JRÑĈ
                                                                 FIO
 F143+30FA
F145 D1
                                                                                  RESTORE STACK POINTER IN CASE STACK WAS OVERWRITTEN
                                                 POP
                                                                 WINIT
                                                 JMPR
 F146+18C7
                                                                                  ;SAVE THE COUNTER RESIDUE
;LOOP CONTROL
;GET THE NEW ASSIGNMENT
;INCREMENT POINTER
;SEE IF THIS IS IT
  F148 50
                                 ÀS1:
                                                                 D,B
B,4
DECHO
                                                 MOV
 F149 0604
F14B CD78F3
F14E 23
F14F BE
                                                 MVI
                                                 CALL
                                 AS2:
                                                 INX
                                                                 Н
                                                 CMP
                                                                 М
                                                                 AS3
                                                 JRNZ
 F150+2081
F152 68
F153 2D
F154 42
F155 2603
F157 05
                                                                                 ; SAVE THE RESIDUE TO FORM ASGT
; ADJUST VALUE
; REGET THE LOGICAL RESIDUE
; SET UP THE IOBYTE MASK
; ADJUST THIS ONE ALSO
; NO SHIFT NEEDED
                                                                 L,B
                                                 MOV
                                                 DCR
                                                                 T.
                                                 MOV
                                                                 Ē,D
                                                                 Н,З
В
                                                 MVI
                                                 DCR
                                                 JŔZ
                                                                 AS5
 F158+2804
F15A 29
F15B 29
                                 AS4:
                                                 DAD
                                                                 Н
                                                                                  ;SHIFT THE MASKS INTO POSITION
                                                 DAD
                                                                 Ĥ
                                                                 ÄS4
                                                 DJNZ
                                                                                  ; NOT DONE YET, JUMP
 F15C+10FC
F15E 3A0300
F161 B4
                                 AS5:
                                                 LDA
                                                                 IOBYTE
                                                 ORA
                                                                                  ; MASK THE DESIRED ASSIGNMENT IN
```

| CP/M MACRO ASSE | M 2.0 | #006 | MOSS 2. | 2 MONITOR |
|--|----------------|---|--|--|
| F162 AC F163 B5 F164 4F F165 79 F166 320300 F169 C9 F16A 3A0300 F16D C9 | IOSET: | XRA ORA MOV MOV STA RET LDA RET | H L C,A A,C IOBYTE IOBYTE | ;LOGICAL ASGT BITS NOW OFF ;PUT IN NEW VALUE ;SAVE NEW ASSIGNMENTS |
| F174 32 F175 31 F177 554 F178 32 F178 31 F178 554 | ÅLT: APT: ART: | DB DB DB DB DB DB DB DB DB DB DB DB DB D | 121 | LOGICAL LIST DEVICE TABLE USER DEVICE #2 USER DEVICE #1 LIST TO HIGH SPEED PRINTER LIST TO TTY LOGICAL PUNCH DEVICE TABLE USER DEVICE #2 USER DEVICE #1 PUNCH TO HIGH SPEED PUNCH PUNCH TO TTY LOGICAL READER DEVICE TABLE USER DEVICE #2 USER DEVICE #2 USER DEVICE #2 USER DEVICE #1 READER TO HIGH SPEED READER READER TO TTY LOGICAL CONSOLE DEVICE TABLE USER DEVICE #1 CONSOLE TO BATCH (PRINTER OR PTR) CONSOLE TO CRT CONSOLE TO TTY |
| | ; THE B | OF THE RESPONI CHARACT | INE IS US SYSTEM. D TO ANYT TERS. WH . IS RETU | ED TO PREVENT UNAUTHORIZED USAGE THE SYSTEM LOCKS UP AND WILL NOT HING OTHER THAN TWO ASCII BELL EN IT SEES THEM CONSECUTIVELY, RNED TO THE MONITOR WITHOUT ALTERING |
| F187 FE07 | BYE: BYE1: | MVI CALL CPI JRNZ | B,2 CONI BELL BYE | ;SET UP FOR TWO CHARACTERS ;GO READ THE CONSOLE ;SEE IF AN ASCII BELL ;NO, START OVER AGAIN |
| F189+20F7 F18B CD7EF3 F18E+10F4 | | CALL DJNZ | ECH1 BYE1 | ;ECHO THE BELL ;NOT YET, GET NEXT ONE |
| F190 C9 | ; | RET | | ; RETURN TO MONITOR |
| | • | PARE ROUT | | • |
| | THIS F | ROUTINE OF THER CONTENT BLOCK THE CONTENT ADDRESS | IS IS DET IS DISPLA VTENTS OF | TWO BLOCKS OF MEMORY AGAINST EACH FFERENCE IN THE RELATIVE ADDRESS ECTED, THE ADDRESS OF THE FIRST YED, ALONG WITH ITS CONTENTS AND THE OTHER BLOCK'S SAME RELATIVE |
| F191 CD86F3 F194 OA F195 C5 F196 46 F197 B8 | COMP: CMPA: | CALL LDAX PUSH MOV CMP JRZ | EXPR3 B B B,M B CMPB | GO GET THREE PARAMETERS GET SOURCE 2 DATA SAVE SOURCE 2 POINTER READ SOURCE 1 DATA COMPARE DATA JUMP IF OK |
| F198+280C F19A F5 F19B CDFBF5 F19E CDF4F5 F19F CDF4F5 F1A2 F1 | | PUSH CALL MOV CALL POP | PSW LADRB A.B DASH1 PSW | ;SAVE SOURCE 2 DATA ;WRITE THE ADDRESS ;GET SOURCE 1 DATA ;FORMAT ;REGET SOURCE 2 DATA |

```
CP/M MACRO ASSEM 2.0
                                              #007
                                                             MOSS 2.2 MONITOR
 F1A3 CDE6F5
F1A6 C1
F1A7 CD9BF3
                                                                             COUTPUT IT
                                              CALL
                                                              HEX1
                                              POP
CALL
                               CMPB:
                                                                             ; INCREMENT SOURCE 1 POINTER AND SEE IF JUMP IF NOT DONE YET
                                                              HILOXB
                                                              CMPA
                                              JMPR
 F1AA+18E8
                                   DISPLAY ACTION ROUTINE
                                              THIS ROUTINE DISPLAYS A BLOCK OF MEMORY ON THE CURRENT CONSOLE DEVICE (CONSOLE DUMP). THE USER MUST SPECIFY THE START AND FINISH ADDRESSES. THE DISPLAY IS ORGANIZED TO DISPLAY UP TO 16 BYTES PER DISPLAY LINE, WITH ALL COLUMNS ALIGNED SO EACH COLUMN HAS THE SAME LAST HEX DIGIT IN ITS ADDRESS
                                                                             GO GET BLOCK LIMITS
DISPLAY THE START ADDRESS
SEE IF ON 16 BYTE BOUNDARY
SKIP OVER TO RIGHT COLUMN
SAVE (H,L)
GET THE CONTENTS
OUTPUT IT
INCREMENT, CHECK POINTER
DONE IF CARRY SET
                               DISP:
  F1AC CDA4F6
                                               CALL
                                                              EXLF
  F1AF CDFBF5
F1B2 7D
                               DIS1:
                                               CALL
                                                              LADRB
                                                              A,L
TRPLSP
                                               MOV
  F1B3 CDF0F1
F1B6 E5
F1B7 7E
F1B8 CDE6F5
                                               CALL
                                                              H
A M
HEX1
HILO
DIS7
                                               PUSH
                               DIS2:
                                               MOV
                                               CALL
   F1BB CD8FF3
                                               CALL
                                               JRC
  F1BE+382A
F1CO CDFEF5
F1C3 7D
F1C4 E60F
                                                                              MAKE COLUMNS READY FOR NEW LINE?
                                                              BLK
                                               CALL
                                               MOV
ANI
                                                              A,L
OFH
                                               JRNZ
                                                               DIS2
  F1C6+20EF
F1C8 E1
F1C9 7D
F1CA E60F
F1CC CDF5F1
F1CF 7E
                                                                              REGET LINE START ADDRESS SKIP OVER TO RIGHT SPACE
                                DIS3:
                                               POP
                                                              Н
                                                              A,L
OFH
                                               MOV
                                               ANI
                                                               TRPL2
                                               CALL
                                                                              ;GET MEMORY VALUE
                                DIS4:
                                               MOV
                                                               A,M
                                                                              STRIP OFF PARITY BIT
SET UP FOR OUTPUT
SEE IF PRINTABLE IN ASCII
JUMP IF SO
  F1D0 E67F
F1D2 4F
                                                               7FH
C,A
                                               ANI
                                               MOV
                                               CPI
   F1D3 FE20
                                               JRC
                                                               DIS5
  F1D5+3804
F1D7 FE7E
                                                               7EH
DIS6
                                               CPI
                                               ĴŔĈ
  F1D9+3802
F1DB 0E2E
F1DD CD09F0
F1E0 CD9CF3
F1E3 7D
F1E4 E60F
                                DIS5:
DIS6:
                                                                              ; ELSE, PRINT A DOT
                                               IVM
                                                               CONOUT
                                               CALL
                                                                              ; INCREMENT (H.L) AND SEE IF DONE ; NOT DONE, READY FOR NEW LINE?
                                                               HILOX
                                                              A,L
OFH
                                               MOV
                                               ANI
                                               JRNZ
                                                               DIS4
                                                                               :JUMP IF NOT
   F1E6+20E7
                                                JMPR
                                                               DIS1
                                                                               ; DO THE NEXT LINE
   F1E8+18C5
   F1EA 93
F1EB CDF0F1
                                                                               ; SKIP OVER TO START ASCII PRINTOUT
                                DIS7:
                                               SUB
                                                               TRPLSP
                                                CALL
                                                JMPR
                                                                               GO PRINT THE ASCII
                                                               DIS3
   F1EE+18D8
                                                                               ; ISOLATE THE LOW FOUR BITS ; PREPARE TO SPACE OVER TO RIGHT COLUMN ; TRIPLE THE COUNT
   F1F0 E60F
F1F2 47
F1F3 87
                                TRPLSP:
                                               ANI
                                                               OFH
                                               MOV
                                                               B,A
                                               ADD
  F1F4 80
F1F5 47
F1F6 04
F1F7 CDFEF5
                                                ADD
                                                                               ;PUT BACK INTO B
                                TRPL2:
                                               MOV
                                                               B,A
                                                INR
CALL
                                                                               ADJUST COUNTER
DO THE SPACING
                                                               BLK
                                TRPL1:
                                               DJNZ
                                                               TRPL 1
                                                                               NO, DO ANOTHER COLUMN
   F1FA+10FB
F1FC C9
                                               RET
```

```
#008
                                                           MOSS 2.2 MONITOR
CP/M MACRO ASSEM 2.0
                                 GO TO ACTION ROUTINE
                                 GOTO COMMAND TRANSFERS CONTROL TO A SPECIFIED ADDRESS.
IT ALLOWS THE SELECTIVE SETTING OF UP TO TWO BREAKPOINTS
AS WELL AS ALLOWING ANY CONSOLE INPUT TO BREAKPOINT
THE RUN, AS LONG AS INTERRUPT 1 IS ACTIVE.
                                                                           ; SEE IF OLD ADDRESS WANTED ; YES, JUMP
                              GOTO:
  F1FD CDCOF3
                                                            PCHK
                                             CALL
                                             JRC
                                                            G03
  F200+3837
                                                                           ; YES, BUT SET SOME BREAKPOINTS
                                             JRZ
                                                            G00
  F202+2810
F204 CDCCF0
F207 D1
F208 213400
F20B 39
F20C 72
F20D 2B
F20E 73
F20F 79
F210 FEOD
                                                                           :GET NEW GOTO ADDRESS
                                             CALL
                                                            EXF
                                             POP
                                                            D
                                                                           ; PUT ADDRESS IN PC LOCATION
                                                            H. PLOC
                                             LXI
                                             DAD
MOV
                                                            SP
M,D
                                                                           :LOW BYTE
                                             DCX
MOV
                                                            H
                                                            M,E
A,C
CR
                                                                           ; HIGH BYTE
                                             MOV
CPI
                                                                           ; SEE IF A CR WAS LAST ENTERED
                                              JRZ
                                                            G03
  F212+2825
F214 0602
F216 213500
F219 39
F21A C5
F21B E5
F21C 0602
F21E CDD7F0
F221 D1
F222 E1
F223 7A
F224 B3
   F212+2825
                                                            B, NBKPTS
                              GOO:
                                             MVI
                                                            H, TLOC
                                                                         ; POINT TO TRAP STORAGE
                                             LXĪ
                                              DAD
                                                                             SAVE NUMBER OF BREAKPOINTS
                              GO1:
                                              PUSH
                                                            В
                                                                           SAVE NOMBER OF BREARPOINTS
SAVE STORAGE POINTER
SET UP TO GET A TRAP ADDRESS
GET A TRAP ADDRESS
GET THE TRAP ADDRESS INTO (D,E)
REGET THE STORAGE ADDRESS
INSURE THE TRAP ADDRESS ISN'T ZERO
                                              PUSH
                                                            Н
                                                            B.2
                                              IVM
                                                             EXPR1
                                              CALL
                                              POP
                                                             D
                                              POP
                                                             H
                                                            Ä,D
                                              MOV
                                              ORA
                                                            Ğ02
                                                                            ; JUMP IF SO
                                              JRZ
  F225+280A
F227 73
F228 23
F229 72
F22A 23
F22B 1A
                                              MOV
                                                                            ; SAVE THE BREAKPOINT ADDRESS
                                                            M, E
                                                             Н
                                              INX
                                              MOV
                                                             Ñ,D
                                                             Н
                                              INX
                                              LDAX
                                                             Ď
                                                                            ; SAVE THE INSTRUCTION FROM THE BP ADDR
   F22C
F22D
           77
23
3ECF
12
                                                            M, A
                                              VOM
                                              INX
                                                             A, RST OR 8
                                              MVI
                                                                                           ; INSERT THE BREAKPOINT
   F22E
   F230 12
F231 79
F232 FEOD
F234 C1
                                              STAX
                                                             D
                                                                            ; REGET THE DELIMITER TO SEE
; IF WE ARE DONE SETTING BREAKPOINTS
; UNLOAD THE STACK FIRST
; YES, JUMP
                                                             A,C
CR
                               GO2:
                                              MOV
                                              CPI
                                              POP
                                                             В
                                                             Ğ03
                                              JRZ
   F235+2802
                                              DJNZ
                                                                            ; JUMP IF NOT AT BP LIMIT
                                                             G01
   F237+10E1
F239 CDA9F6
F23C E1
F23D 2143F4
                                              CALL
                               GO3:
                                                             CRLF
                                              POP
LXI
PUSH
LXI
                                                                            GET RID OF STACK JUNK
                                                             Н
                                                             H,RS9
   F23D 2143F4
F240 E5
F241 21CFF3
F244 220900
F247 211800
F24A 39
F24B D1
                                                             Н
                                                             H, REST
9
H, 24
SP
                                                                            ; SET BREAKPOINT JUMP VECTOR ADDRESS ; FIND REGISTER SET ROUTINE ADDRESS
                                              SHLD
                                              LXI
                                              DAD
                                                                            ; ADJUST THE STACK
; GO TO THE DESIRED PLACE
                                                             Ď
                                              POP
   F24C
            E9
                                              PCHL
                                   GENERAL PURPOSE INPUT/OUTPUT ROUTINES
```

THESE ROUTINES ALLOW BYTE-BY-BYTE INPUT OR OUTPUT FROM THE CURRENT CONSOLE DEVICE. THEY ARE INVOKED BY

| CP/M MACRO ASSEM | 12.0 | #009 | MOSS 2.2 | 2 MONITOR |
|---|----------------|--|---|---|
| | ; | THE MON | ITOR "I" | OR "O" COMMAND. |
| F24D CDD7F0 F250 C1 | inpt: | CALL POP INP | EXPR1 B E | GET INPUT PORT NUMBER GET PORT # INTO C REGISTER READ VALUE INTO E REGISTER |
| F251+ED58 | | JMPR | BITS2 | GO DO A BINARY PRINT OF THE VALUE |
| F253+1851 | • | | | |
| F255 CDD9F0 F258 D1 F259 C1 | OUPT: | CALL POP POP OUTP | EXPR D B E | GET THE ADDRESS AND DATA FOR OUTPUT DATA VALUE INTO E PORT INTO C DO THE OUTPUT |
| F25A+ED59 F25C C9 | | RET | | , |
| | ; MOVE | ROUTIN | 3 | |
| | , | SOURCE SOURCE | FIRST BY | PECTS THREE PARAMETERS, ENTERED IN THE TE ADDRESS E ADDRESS ST BYTE ADDRESS |
| F25D CD86F3 F260 7E F261 02 F262 CD9BF3 F265+18F9 | MOVE: MOV1: | CALL MOV STAX CALL JMPR | EXPR3 A,M B HILOXB MOV1 | GET THREE PARAMETERS GET NEXT BYTE MOVE IT GO INCREMENT, CHECK SOURCE POINTER NOT THERE YET, GO DO IT AGAIN |
| • | SUBST | TITUTE A | CTION ROU | ITINE |
| | THIS | AND AL IS IN BY ENT A CARR IF A S PROCEE | TER THE C RAM. THE ERING A S IAGE RETU PACE OR C DS TO THE | HE USER TO INSPECT ANY MEMORY LOCATION CONTENTS, IF DESIRED AND IF THE ADDRESS E CONTENTS MAY BE LEFT UNALTERED COMMA, OR A CARRIAGE RETURN. IF JRN IS ENTERED, THE ROUTINE IS TERMINATE COMMA IS ENTERED, THE ROUTINE ENEXT LOCATION AND PRESENTS THE USER INITY TO ALTER IT. |
| F267 CDD7F0 F26A E1 F26B 7E F26C CDF4F5 F26F CDC0F3 F272 D8 | SUBS: | CALL POP MOV CALL CALL RC JRZ | EXPR1 H A.M DASH1 PCHK SUB2 | GO GET ONE PARAMETER GET THE START ADDRESS GET THE CONTENTS OF THE ADDRESS DISPLAY IT ON CONSOLE AND A DASH GET, CHECK CHARACTER DONE IF CARRIAGE RETURN NO CHANGE IF BLANK OR |
| F273+280F F275 FE0A | | CPI JRZ | LF | ;SEE IF PREVIOUS BYTE WANTED |
| F277+280D F279 E5 F27A CDCCF0 F27D D1 F27E E1 F27F 73 F280 79 F281 FE0D F283 C3 F285 23 F286 2B F287 DD F288 E607 F288 E607 F288 CCFBF5 | SUB2: SUB3: | PUSH CALL POP MOV CPI RZ INX INX DCX MOV ANI CZ JMPR | SUB3 H EXF D H M, EC CR H H H A, L 7 L AD R SUB1 | ;YES, DO IT ;SAVE MEMORY POINTER ;GO GET REST OF NEW VALUE ;NEW VALUE TO E REGISTER ;RESTORE MEMORY POINTER ;PUT DOWN NEW VALUE ;GET THE DELIMITER ;SEE IF DONE (CARRIAGE RETURN) ;YES, RETURN TO MONITOR ;NO, INCREMENT MEMORY POINTER ;ALLOW A FALL-THROUGH ON THE NEXT INST ;ADJUST (H,L) AS APPROPRIATE ;GET LO ADDRESS BYTE ;SEE IF ON A BOUNDARY ;CALL IF ON THE BOUNDARY ;GO DO THE NEXT LOCATION |

F2E0

CP/M MACRO ASSEM 2.0 #010 MOSS 2.2 MONITOR MTEST ROUTINE TESTS A SPECIFIED BLOCK OF MEMORY TO SEE IF ANY HARD DATA BIT FAILURES EXIST. IT IS NOT AN EXHAUSTIVE TEST, BUT JUST A QUICK INDICATION OF THE MEMORY'S OPERATIVENESS. F28F CDA4F6 F292 7E F293 F5 F294 2F F295 77 F296 AE F297 C4A1F2 F29A F1 F29B 77 F29C CD9CF3 MTEST: CALL EXLF A,M PSW ; READ A BYTE ; SAVE IT ; COMPLEMENT IT MTEST1: MOV PUSH CMA WRITE IT RESULT SHOULD BE ZERO M, A M BITS PSW M, A HILOX MOV XRA LOG ERROR IF NOT RESTORE ORIGINAL BYTE CNZ MTEST2: POP MOV ; POINT TO NEXT AND SEE IF DONE ; NO, CONTINUE CALL MTEST1 **JMPR** F29F+18F1 ; SAVE (D,E)
; SAVE ERROR PATTERN IN E
; FIRST PRINT THE ADDRESS
; LOOP CONTROL FOR 8 BITS
; GET NEXT BIT
; INTO CARRY
; SAVE REST
; BUILD ASCII 1 OR 0
; CARRY DETERMINES WHICH
NOW. OUTPUT IT F2A1 D5 F2A2 5F F2A3 CDFBF5 F2A6 0608 F2A8 7B F2A9 07 F2AA 5F F2AB 3E18 F2AD 17 F2AE 4F F2AF CD09F0 PUSH BITS: D MOV CALL E A LADRB B,8 A,E BITS2: BITS1: MVI MOV RLC MOV E,A A,'0'/2 MVI RAL C.A CONOUT BITS1 NOW, OUTPUT IT MOV CALL ;DO IT AGAIN DJNZ F2B2+10F4 F2B4 D1 F2B5 C9 POP D RET EXAMINE REGISTERS COMMAND INSPECTS THE VALUES OF THE THE REGISTERS STORED BY THE LAST ENCOUNTERED BREAKPOINT. THE VALUES MAY BE MODIFIED IF DESIRED. F2B6 23 F2B7 23 F2B8 34 F2B9 C8 F2BA F2C1F2 F2BD F680 ŻΑΑ: INX INX INR ; SKIP OVER TO NEXT ENTRY Н ; SEE IF AT END OF TABLE ; COULDN'T FIND MATCH, QUIT ; SORT OUT BIT 7 OF TABLE ; SET IT ON TEST VALUE XA: М RZ JP XAB 80H ORT **JMPR** XAC F2BF+1802 F2C1 E67F F2C3 35 F2C4 BE ; RESET BIT 7 ; TO BE PULLED OUT IN ROM ; SEE IF THIS IS IT ; NO, GO TRY AGAIN XAB: XAC: ANI 7FH DCR CMP M JRNZ XAA F2C5+20EF F2C7 CDFEF5 F2CA CD15F3 F2CD CDF7F5 F2D0 CDC0F3 ;YES, PREPARE TO SHOW CURRENT VALUE GO PRINT THE VALUE PROMPT A NEW VALUE GET THE INPUT DONE IF CARRIAGE RETURN JUMP IF NO CHANGE DESIRED CALL CALL CALL CALL BLK PRTVAL DASH PCHK F2D3 D8 RC ĴŘZ XF F2D4+2812 ;TO BE CHANGED, SAVE POINTER;GET THE NEW VALUE; INTO (H,L);GET THE NEW LOW BYTE;ADJUST POINTER;PUT IT DOWN;RECOVER THE TABLE POINTER;GET THE ATTRIBUTES;SET THE STACK STRAIGHT F2D6 E5 F2D7 CDCCFO F2DA E1 **PUSH** EXF H A,L D CALL F2DB 7D MOV 13 12 13 7E 7E E3 INX STAX F2DC F2DD F2DE Ď XTHL F2DF MOV A,M

XTHL

| CP/M MACRO ASSEM | 1 2.0 | #0 11 | MOSS 2.2 | MONITOR |
|---|-----------------|--|---|---|
| F2E1 07 | | RLC JRNC | ΧE | ;SEE IF 8 BIT REGISTER ;JUMP IF SO |
| F2E8 79 F2E9 FEOD | | INX MOV STAX POP MOV CPI | D A,H D | ; REGISTER PAIR, DO OTHER 8 BITS ; RESTORE THE TABLE POINTER ; SEE IF IT WAS A CR |
| F2EB C8 F2EC 213DF3 F2EF CDC0F3 | XMNE: XMNE1: | RZ LXI CALL JRC | H, ACTBL PCHK XG | DONE IF SO GET ADDRESS OF REGISTER LOOK-UP TABLE FIND OUT WHAT ACTION IS WANTED SHOW ALL IF CARRIAGE RETURN |
| F2F2+380B | | JRZ | XMNE1 | ; IGNORE BLANKS OR COMMAS |
| F2F4+28F9 F2F6 FE27 | | CPI JRNZ | XA | ;SEE IF PRIMES WANTED ;NO, MUST BE SINGLE REGISTER |
| F2F8+20BE F2FA 2155F3 | | LXI JMPR | H,PRMTB XMNE1 | ;YES, SET TABLE ADDRESS ; AND FIND OUT WHICH ONE |
| F2FD+18F0 | ; | | | |
| F2FF 7E F300 4F F301 3C F302 C8 F303 FCA9F6 F306 CD09F0 F309 CDF7F5 F30C CD15F3 F30F CDFEF5 F312 23 | | MOV MOV INR RZ CM CALL CALL CALL INX | A,M C,A A CRLF CONOUT DASH PRTVAL BLK H | ; SEE IF AT END OF TABLE ; DONE IF SO ; START A NEW LINE IF BIT 7 IS SET ; PROMPT FOR A NEW VALUE ; GO PRINT THE VALUE ; FORMATTER ; POINT TO NEXT ENTRY ; DO THE NEXT VALUE |
| F313+18EA | _ | JMPR | AG | ; DO THE NEXT VALUE |
| F315 23 F316 7E F317 E63F F317 E602 F318 EB F31C 6F F31F 2600 F31F 39 F320 EB F321 7E F321 7E F322 0601 F324 07 | PRTVAL: | MOV ANI ADI XCHG MOV MVI DAD XCHG MOV RLC | H A,M 3FH 2 L,A H,O SP A,M B,1 | POINT TO NEXT ENTRY GET OFFSET AND ATTRIBUTES BYTE ISOLATE THE OFFSET ALLOW FOR RETURN ADDRESS SWAP POINTERS BUILD THE ADDRESS OF THE REG CONTENTS RE-SWAP THE POINTERS NOW FIND OUT ATTRIBUTES SET UP FOR SINGLE REG VALUE |
| F325+300E F327 04 | | JRNC | PV1 | ; JUMP IF SINGLE REGISTER VALUE WANTED |
| F328 07 | | INR RLC | | ; SET UP FOR REGISTER PAIR |
| F329+300A F32B E5 F32C 1A F32D 67 F32E 1B F33C 6F F331 7E F331 7E | | JRNC PUSH LDAX MOV DCX LDAX MOV MOV POP DJNZ | PV1 H D H,A D L,A A,M H PV2 | ;JUMP IF REGISTER PAIR IS NEXT ;SPECIAL CASE FOR MEMORY REGISTER ;BUILD ADDRESS IN (H,L) ;GET THE MEMORY VALUE ;RESTORE (H,L) ;ALWAYS JUMP |
| F333+1001 F335 1A F336 CDE6F5 F339 1B | PV1: PV2: | LDAX CALL DCX DJNZ | D HEX1 D PV1 | GET THE REGISTER CONTENTS OUTPUT THE VALUE ADJUST THE MEMORY POINTER |

| B ; C TO DO THE CARRIAGE RETURN SEQUENCE D ; DUT PARAMETERS D ; CO DO THE CARRIAGE RETURN SEQUENCE CRLFA ; CO DO THE CARRIAGE RETURN SEQUENCE | NWE DOE CVIL INR | | F38C C3AA F38C CDD9 F38C CDD9 |
|--|---|-------------------|---|
| GETS THREE PARAMETERS, DOES A CR, LF PARAMETERS. | THEN LOAD | TUOA | |
| DASH PRINT A DASH CONI CONSOLE READ, WRITE ROUTINE B SAVE (B,C) CA POUTPUT IT CONOUT PUT CHARACTER IN C REGISTER CONOUT PUT CHARACTER BACK INTO A B,C A,C B,C B,C B,C B,C B,C B,C B,C B,C B,C B | CALL PUSH MOV CALL MOV POP PET | ECH1: EC ECH0: | F378 CDF7 F37B CD8F F37F 4F F37F 4F F388 CD09 F388 CD09 F388 CD |
| READS A BYTE FROM A HALF-DUPLEX CONSOLE THEN ECHOES THE CHARACTER BACK TO THE | CONZOFÇ DEAICE INE ECHO | TUOA | |
| HOH PASS RECISTER C.A. | A A D A C T A A Q M WOW T A A | · | F372 27 F375 27 F375 27 F375 4F |
| OFH ; STRIP OFF BITS 4-7 | INA IGA AAG | соии: | E370 0690 |
| CONVERTS THE LOW ORDER NIBBLE OF THE ATOR TO ITS ASCII EQUIVALENT. IT IN THE LOW ORDER OUTPUT. | ACCUMUL | TUOA | |
| SE ROUTINES | OABUT TAR | CENE | |
| OFFH 'Y', XLOC+80H 'X', XLOC+80H 'X', XLOC+80H 'Y', LPLOC 'L', LPLOC 'L', TPLOC | 88888888888888888888888888888888888888 | : атмя ч́ | C100B C10B C1 |
| REGISTER OFFSETS | OF Z-80 I | REST | |
| 80H+**, ALOC ** SELOC+80H ** PLOC+80H ** PLOC ** PLOC | 80 80 80 80 80 80 80 80 80 80 80 80 80 8 | : Jatok | 10000000000000000000000000000000000000 |
| | RET | . | F33A+10F9 |
| AOTINOM S.S ZZOM | Z10# | O'S MESSA | CP/M MACRO |
| | | | |

CP/M MACRO ASSEM 2.0 #013 MOSS 2.2 MONITOR

```
ROUTINE HILO INCREMENTS (H,L). IT THEN CHECKS FOR (AND DISALLOWS) A WRAP-AROUND SITUATION. IF IT OCCURS, THE CARRY BIT WILL BE SET ON RETURN. IF NO WRAP-AROUND OCCURRED, (H,L) IS COMPARED TO (D,E) AND THE FLAG BITS SET ACCORDINGLY.
                                                                                                       ; INCREMENT (H,L)
F38F 23
F390 7C
                                        HILO:
                                                             INX
                                                                                  Н
F390
F391
F392
F393
F395
F395
F397
F398
                                                                                                      TEST IF ZERO
IN (H,L)
SET CARRY FOR (H,L)=0
RETURN IF (H,L) = 0
COMPARE (H,L) TO (D,E)
                                                             MOV
                                                                                  A,H
                                                             ORA
             B57C8B57AC9
                                                             STC
                                                             ŘΖ
                                                             MOV
SUB
                                                                                 A,E
L
                                                                                  Ā,D
H
                                                             VOM
                                                             SBB
                                                                                                       ; RETURN WITH FLAGS SET
                                                             RET
                                             ROUTINE HILOX INCREMENTS (H,L), COMPARES IT TO (D.E) AND IF EQUAL, RETURNS CONTROL TO THE MONITOR EXECUTIVE. OTHERWISE, CONTROL RETURNS TO THE CALLING ROUTINE.
                                                                                                        GET RID OF RETURN ADDRESS RETURN TO MONITOR INCREMENT (B,C); INC AND CHECK (H,L)
 F399 D1
F39A C9
F39B 03
F39C CD8FF3
                                         HILOD:
                                                             POP
                                                                                  D
                                                             RET
                                         HILOXB:
                                                             INX
                                         HILOX:
                                                              CALL
                                                                                  HILO
                                                                                                        ; DONE IF CARRY SET
                                                              JRC
                                                                                  HILOD
 F39F+38F8
F3A1 CD12F0
F3A4 B7
F3A5 C8
F3A6 CD8FF6
                                                                                                        ; SEE IF CONSOLE BREAK PENDING
                                                              CALL
                                                                                   CONST
                                                              ORA
                                                                                   Α
                                                                                                        ; NONE, RETURN TO CONTINUE ; SEE IF WAIT OR BREAK
                                                              RZ
                                                              CALL
CPI
                                                                                   CONI
  F3A9 FE13
                                                                                   CTRLS
                                                              JRNZ
                                                                                                        ; JUMP IF BREAK
                                                                                   HILOD
 F3AB+20EC
F3AD C38FF6
                                                                                                        ;GO WAIT FOR NEXT CHARACTER
                                                              JMP
                                                                                   CONI
                                              ROUTINE NIBBLE CONVERTS THE ASCII CHARACTERS 0-9 AND A-F TO THEIR EQUIVALENT HEXADECIMAL VALUE. IF THE CHARACTER IS NOT IN RANGE, THE CARRY BIT IS SET TO
                                                              FLAG THE ERROR.
                                                                                                        ASCII TO HEX CONVERSION

DONE IF OUT OF RANGE
CHECK UPPER END
TOGGLE THE CARRY BIT
DONE IF OUT OF RANGE
SEE IF NUMERIC
TOGGLE THE CARRY BIT
DONE IF SO
SUBTRACT THE ALPHA BIAS
SET CARRY FOR INVALID CHAR
                                                             SUI
  F3B0 D630
                                         NIBBLE:
                                                                                    101
 F3B0 D630
F3B2 D8
F3B3 FE17
F3B5 3F
F3B6 D8
F3B7 FE0A
F3B9 FE0A
F3B9 D0
F3BB D607
F3BD FE0A
F3BF C9
                                                              RC
CPI
                                                                                    'G'-'0'
                                                              CMC
RC
CPI
CMC
RNC
                                                                                    191-101+1
                                                                                    'A'-'9'-1
                                                              SUI
                                              ROUTINE PCHK READS A CHARACTER FROM THE CONSOLE, THEN CHECKS IT FOR A DELIMITER. IF IT IS NOT A DELIMITER, A NON-ZERO CONDITION IS RETURNED. IF IT IS A DELIMITER, A ZERO CONDITION IS RETURNED. FURTHER, IF THE DELIMITER IS A CARRIAGE RETURN, THE CARRY BIT IS SET. A BLANK OR A COMMA RESETS THE CARRY BIT.
  F3C0 CD7BF3
F3C3 FE20
F3C5 C8
F3C6 FE2C
F3C8 C8
                                         PCHK:
                                                                                                        ;GET, TEST FOR DELIMITER; BLANK?; YES, DONE; NO, COMMA?; YES, DONE
                                                               CALL
                                                                                    ECHO
                                                               CPI
RZ
                                          P2C:
                                                               CPI
                                                               RΖ
```

```
#014
                                                              MOSS 2.2 MONITOR
CP/M MACRO ASSEM 2.0
                                                                                   NO, CARRIAGE RETURN?
SHOW IT IN CARRY BIT
DONE IF CR
 F3C9 FEOD
F3CB 37
F3CC C8
F3CD 3F
F3CE C9
                                               CPI
STC
RZ
CMC
                                                                                CLEAR CARRY FOR NO DELIMITER
                                               RET
                                   ROUTINE REST TRAPS ALL OF THE REGISTER CONTENTS WHENEVER A RESTART 1 INSTRUCTION IS EXECUTED. THE TRAPPED CONTEN ARE STORED IN THE SYSTEM STACK AREA FOR LATER ACCESS A USE BY THE GOTO AND THE EXAMINE REGISTERS COMMANDS.
                                   INSERT INTERRUPT DISABLER SOFTWARE AT START OF REST:
EST: PUSH H ;SAVE ALL THE REGISTERS
  F3CF E5
F3D0 D5
F3D1 C5
F3D2 F5
F3D3 CD6FF0
F3D6 EB
F3D7 210A00
F3DA 39
F3DB 0604
                                REST:
                                               PUSH
PUSH
                                                              H
D
                                               PUSH
PUSH
CALL
                                                              В
                                                              PSW
                                                                              GET THE MONITOR'S STACK LOCATION
                                                              MEMSIZ
                                               XCHG
LXI
DAD
                                                                               GO UP 10 BYTES IN THE STACK
TO SKIP OVER TEMP REGISTER SAVE
PICK OFF THE REGISTER VALUES
                                                              H,10
SP
                                               MVI
                                                               B,4
  F3DD
F3DE
            EB
                                               XCHG
  F3DE 2B
F3DF 72
F3EO 2B
F3E1 73
F3E2 D1
                                RS1:
                                                DÇX
                                                                               ; SAVE IN WORK AREA
                                                MOV
                                                               M,D
                                                               H
M, E
                                                DCX
                                                MŎV
                                                POP
                                                               D
                                                               RS1
                                                DJNZ
   F3E3+10F9
F3E5 C1
F3E6 OB
F3E7 F9
F3E8 2125
                                                POP
                                                               В
                                                                               GET THE BREAKPOINT LOCATION
                                                               ;SET THE MONITOR STACK
H,TLOCX ;SET UP TO RESTORE BREAKPOINTS
SP
                                                DCX
                                                SPHL
            212500
39
D5
                                                LXI
   F3E8 21250
F3EB 39
F3EC D5
F3ED 1602
F3EF 7E
F3F0 91
F3F1 23
F3F2 7E
F3F3 98
                                                DAD
                                                PUSH
                                                               D
                                                MVI
                                                               D, NBKPTS : LOOP CONTROL FOR N BREAKPOINTS
                                                               A,M
C
H
A,M
                                RS2:
                                                VOM
                                                SUB
                                                                               :SEE IF A SOFTWARE TRAP
                                                INX
                                                                               ; MAYBE, TRY REST OF ADDRESS; FOUND ONE, JUMP TO RESET IT
                                                SBB
                                                JRZ
                                                                RS5
   F3F4+2806
F3F6 23
F3F7 23
F3F8 15
                                RS3:
                                                INX
                                                                H
                                                                               ; NOT FOUND, TRY NEXT ONE
                                                INX
DCR
                                                                H
                                                                D
   F3F9+20F4
F3FB 03
F3FC 212000
F3FF D1
F400 39
F401 73
F402 23
F403 72
F404 C5
F405 0F24
                                                JRNZ
                                                                RS<sub>2</sub>
                                               INX
LXI
POP
                                RS4:
RS5:
                                                               В
                                                                               ; NONE FOUND
                                                                H,LLOCX
                                                                D'
SP
                                                DAD
                                                MOV
INX
MOV
                                                                M,E
                                                                               ;STORE USER (H,L)
                                                               H'
M,D
                                                                               ;SAVE (B,C)
;TYPE THE BREAK INDICATION
                                                                B
                                                PUSH
   F405 0E2A
F407 CD09F0
F40A D1
                                                                   1 * 1
                                                MVI
                                                                CONOUT
                                                CALL
                                                                D REGET THE BREAKPOINT LOCATION A, RS9/256
                                                POP
MVI
   F40B 3EF4
F40D BA
                                                                               ; SEE IF A RET BREAKPOINT
                                                CMP
                                                                D
                                                                RS6
                                                 JRZ
   F40E+2809
F410 23
F411 23
F412 73
F413 23
F414 72
                                                 INX
                                                                Н
                                                               H
M, E
                                                 INX
                                                MOV
                                                                               ; RESTORE USER PROGRAM COUNTER
                                                                Н
                                                 INX
                                                                M, D
```

| CP/M MACRO ASSE | M 2.0 | #015 | MOSS 2.2 | |
|---|-------|---|---|--|
| F415 EB F416 CDE1F5 F419 212500 F41C 39 | RS6: | XCHG CALL LXI DAD | LADR H,TLOCX SP | ;PRINT THE BREAKPOINT LOCATION |
| F41D 010002 F420 5E F421 71 F422 23 F423 71 F424 71 F425 23 F426 7B F427 B2 | RS7: | LXI MOV MOV INX MOV MOV INX MOV ORA | B, NBKPTS E, M M, C H, D, M H, C A, E D | *256 ; RESTORE BREAKPOINTED LOCATIONS ; RESET SYSTEM BP SAVE AREA ; DO NOTHING IF ZERO |
| F428+2802 F42A 7E F42B 12 F42C 23 | RS8: | JRZ MOV STAX INX | RS8 A,M D | ;SAME THING FOR OTHER |
| F42D+10F1 | | DJNZ | RS7 | ; BREAKPOINT |
| F42F+08 | | EXAF | | ; NOW SAVE THE Z-80 UNIQUES |
| F430+D9 F431 E5 F432 D5 F433 C5 F434 F5 | | PUSH PUSH PUSH PUSH PUSH PUSHIX | H D B PSW | |
| F435+DDE5 | | PUSHIY | | |
| F437+FDE5 | | LDAI | | |
| F439+ED57 F43B 47 | | MOV LDAR | В,А | |
| F43C+ED5F F43E 4F F43F C5 F44O C313F1 F443 E5 F444 CF | RS9: | MOV PUSH JMP PUSH RST | C,A B WINITA H 1 | RETURN TO MONITOR RET BREAKPOINT ENCOUNTERED, ADJUST THE DO THE BREAKPOINT |
| F445 C1 F446 79 | ĖXIT: | POP MOV STAR | B A,C | |
| F447+ED4F F449 78 | | MOV STAI | А,В | |
| F44A+ED47 | | POPIX | | |
| F44C+DDE1 | | POPIY | | |
| F44E+FDE1 F450 F1 F451 C1 F452 D1 F453 E1 | | POP POP POP POP EXAF | PSW B D H | |
| F454+08 | | EXX | | |
| F455+D9 F456+D1 F457-C1 F458-E1 F4594-F9 F458-O0 | | POP POP POP POP SPHL DB | D B PSW H | ;PLACE FOR EI |

```
MOSS 2.2 MONITOR
CP/M MACRO ASSEM 2.0
                                                     #016
 F45C 210000
F45F C30000
F462 =
                                                                       H,0
                                                     LXI
JMP
                                    ENDX:
                                                     EQU
                                                                       $
                                        ERROR HANDLERS
                                                     THREE TYPES OF ERRORS ARE DETECTED: A RESTART ERROR; AN I/O ASSIGNMENT ERROR; AND CERTAIN PROGRAM ERRORS (DETERMINED BY THE PARTICULAR ROUTINE WHERE THE ERROR CONDITION WAS ENCOUNTERED.) EACH CAUSES A UNIQUE MESSAGE TO BE PRINTED, THEN DOES A WARM INITIALIZATION OF THE MONITOR. THE I/O ERROR CAUSES THE I/O ASSIGNMENTS TO BE RESET TO DEFAULT ASSI
  F462 AF 10ER:
F463 320300
F466 216CF4
F469 C3B5F6
F46C 492F4F2045IOMSG:
                                                                       A ;SET TOBILE TO ERROR MSG COMERR;GO PROCESS IT 'I/O ER', 'R'+80H
                                                                                          ; SET IOBYTE TO DEFAULT VALUE
                                                      XRA
                                                      STA
                                                      LXI
JMP
                                                      DB
                                        BYTE ROUTINE READS TWO ASCII CHARACTERS FROM THE CURRENT PAPER TAPE READER AND ASSEMBLES THEM INTO TWO HEXADECIMAL BYTES OF DATA. IT UPDATES A CHECKSUM ACCUMULATED IN REGISTER D.
  F473 CDE8F6
F476 B0
F477 47
F478 82
F479 57
F47A 78
F47B C9
                                                                                           GET NEXT BYTE COMBINE THEM
                                     BYTE:
                                                       CALL
                                                                        BYT
                                                       ORA
                                                                        B
                                                                        ₿,A
                                                       MOV
                                                                                           ; UPDATE CHECKSUM
                                                                        Ď
                                                       ADD
                                                                        D,A
                                                       MOV
                                                                                          ; RESTORE BYTE
                                                       MOV
                                                                        A,B
                                                       RET
                                                                        C,CR
PO
C,LF
PO
   F47C OEOD
                                     PEOL:
                                                       IVM
   F47E CD7CF6
F481 OEOA
                                                       CALL
                                                       MVI
   F483 C37CF6
                                                                                           :GO PUNCH THE OUTPUT
                                                       JMP
                                        RIX ROUTINE READS ONE CHARACTER FROM THE CURRENT PAPER TAPE READER AND STRIPS OFF THE PARITY BIT.
   F486 CD56F6
F489 E67F
F48B C9
                                     ŘΙΧ:
                                                       CALL
                                                       ANI
                                                                         7FH
                                     OMSG:
   F48C 3F3F3FBF OMSG: DB
F490 4D4F535320LOGMSG: DB
                                                                         '???','?'+80H
'MOSS VERS 2.2'
CR,LF+80H
    F49D OD8A
                                         INITIALIZATION CODE FOR THE 8250 ASYNCHRONOUS COMMUNICATION ELEMENT. THIS CODE WILL INITIALIZE THE BAUD RATE OF THE 8250, AS WELL AS THE WORD FORMAT. 8 DATA BITS, 1 STOP BIT AND NO PARITY ARE SELECTED. EITHER 2 OR 3 CARRIAGE RETURN MUST BE ENTERED TO ESTABLISH THE CORRECT BAUD RATE.
   F49F 3E0F
F4A1 D324
F4A3 114000
F4A6 62
F4A7 6A
F4A8 DB26
F4A8 DB26
                                      18250:
                                                                         A,OFH
SMDMCT
                                                                                           ; SET UP THE 8250
                                                       MVI
                                                       OUT
                                                       LXI
MOV
                                                                         D,40H
H,D
                                                                                           ; SET UP TO TIME THE START BIT
                                                                                           ; ZEROES TO (H,L); WAIT FOR START BIT
                                                       MOV
                                                                        L,D
                                     I8250A:
                                                                         SMDMST
                                                       IN
   F4AA A3
                                                       ANA
                                                                         Ĩ8250A
                                                       JRZ
    F4AB+28FB
   F4AD DB26
                                     I8250B:
                                                       IN
                                                                         SMDMST
                                                                                          ; NOW, TIME THE START BIT DURATION
   F4AF 23
F4BO A3
F4B1 A3
                                                       INX
                                                                         Н
                                                       ANA
                                                                         E
                                                       ANA
                                                                         Ε
```

```
#017
                                                                    MOSS 2.2 MONITOR
CP/M MACRO ASSEM 2.0
 F4B2 C2ADF4
F4B5 E5
F4B6 29
F4B7 5C
F4B8 19
F4B9 19
                                                    JNZ
                                                                     I8250B
                                                                                      ; SAVE COUNT IN CASE OF 4 MHZ
PREPARE THE 2 MHZ DIVISOR
SET UP THE FUDGE FACTOR
APPLY THE FUDGE FACTOR
                                                    PÜSH
                                                                     H
                                                    DAD
                                                                     Н
                                                                     Ê,H
                                                   MOV
                                                                     Đ
                                                    DAD
                                                    DAD
  F4B9 19
F4BA E5
F4BB 29
F4BC 29
F4BD DB20
                                                                                      SAVE FOR LATER USE WAIT FOR 8 BIT TIMES
                                                                     H
                                                    PUSH
                                                    DAD
                                                                     H
SDATA
                                                    DAD
                                                                                       :WASTE SOME TIME
                                   I8250C:
  F4BF 2B
F4CO 7D
                                                    DCX
                                                                     Н
                                                    MOV
                                                                      Ã,L
  F4C1 B4
F4C2 C2BDF4
                                                    ORA
                                                                      :
18250C
                                                                                       REGET 2 MHZ DIVISOR
SET DIVISOR REGISTER ACCESS
  F4C5 E1
F4C6 3E83
                                                                     H
                                                     POP
                                                                     A,83H
SLCTRL
                                   18250D: MVI
  F4C8 D323
F4CA 7D
                                                    OUT
                                                                     A,L
SDATA
  F4CA 7D
F4CB D320
F4CD 7C
F4CD 3E03
F4D2 D323
F4D4 AF
F4D5 D325
F4D7 D325
F4D7 CDCEF6
F4DC E6F7
F4DC E7F
F4DC E1
                                                    MOV
                                                                                       ; SET THE DIVISOR
                                                     OUT
                                                                     A,H
SINTEN
                                                     MOV
                                                                      A,3
SLCTRL
                                                                                       ;SET DATA REGISTER ACCESS
                                                     OUT
                                                                                       ; DISABLE INTERRUPTS
                                                                      A
SINTEN
                                                     XRA
                                                                                       ; AND RESET ERROR FLAGS
GET A CHARACTER
STRIP OFF ANY PARITY BIT
SEE IF IT IS A CARRIAGE RETURN
SET THE STACK STRAIGHT
DONE IF CARRIAGE RETURN RECEIVED
ELSE, MUST BE 4 MHZ SYSTEM
; SO, COUNT=COUNT*5/4
                                                     OUT
                                                                     SLSTAT
TTYIN
7FH
ODH
                                                     OUT
                                                    CALL
ANI
CPI
POP
  F4DE FEOD
F4EO E1
F4EO C8
F4EO 5D
F4EO 5D
F4EO CDEEFO
F4EO CDEEFO
F4EO 19
F4EO E5
                                                                      Н
                                                     R7.
                                                                     E,L
D,H
DIV2
DIV2
                                                     MÕV
                                                     MOV
                                                     CALL
CALL
                                                     DAD
PUSH
                                                                      D
                                                                      Η
                                                     JMPR
                                                                      I8250D
                                                                                       ;GO SET THE NEW DIVISOR
   F4EC+18D8
  F4EE B7
F4EF 7C
F4F0 1F
F4F1 67
F4F3 1F
F4F4 66
                                                                                       CLEAR THE CARRY BIT DO A 16-BIT RIGHT SHIFT
                                    DIV2:
                                                     ORA
                                                                      Α
                                                                      A,H
                                                     MOV
                                                     RAR
                                                                      H,A
                                                     MOV
                                                     MOV
                                                                      A,L
                                                     RAR
                                                                      L,A
   F4F5 C9
                                                     RET
                                       EOF ROUTINE PUNCHES AN END OF FILE RECORD (INTEL HEX FORMAT) ONTO THE CURRENTLY ASSIGNED PAPER TAPE PUNCH DEVICE. AN ENTRY POINT ADDRESS FOR THE FILE WILL ALSO
                                            DEVICE. AN ENTRY POINT A
BE PUNCHED, IF SPECIFIED.
   F4F6 CDA4F6
                                    ÉOF:
                                                                                       ;GET JUMP ADDRESS
;SAVE THE # OF TRAILER NULLS
;PUNCH START OF RECORD
;ZERO OUT THE CHECKSUM
  F4F6 CDA4F6
F4F9 D5
F4FA CDC8F5
F4FA AF
F4FE 57
F4FF CDF6F6
F502 3E01
F504 AF
F507 AF
F508 92
F509 CDFEF6
                                                     CALL
                                                                      EXLF
                                                     PUSH
                                                                      D
                                                                      PSOR
                                    EOFA:
                                                     CALL
                                                     XRA
                                                                      Α
                                                     VOM
                                                                      D,A
                                                                      PBADR
A,1
PBYTE
                                                                                        ;OUTPUT THE RECORD LENGTH AND EP;PUNCH RECORD TYPE = 1
                                                     CALL
                                                     MVI
                                                     CALL
                                                     XRA
                                                                      A
                                                     SUB
                                                                      D
                                                                                        ;OUTPUT THE CHECKSUM
                                                                      PBYTE
                                                     CALL
                                                     JMPR
                                                                      LE0
                                                                                        ;GO DO THE TRAILER
   F50C+1803
```

CP/M MACRO ASSEM 2.0 #018 MOSS 2.2 MONITOR LEADER ROUTINE "PUNCHES" SIX INCHES (OR AS SPECIFIED)
OF LEADER ON THE PAPER TAPE PUNCH. NULLS ARE PUNCHED
TO FORM THE LEADER (OR TRAILER). ; SEE IF SOME OTHER LENGTH WANTED ; GET THE VALUE LEADER: CALL F50E CDD7F0 EXPR1 F511 C1 F512 78 F513 B1 F514 41 F515 0E00 LEO: POP В Ã,B MOV ;TEST FOR DEFAULT SELECT MOVE NEW VALUE IN JUST IN CASE GET A NULL CHARACTER JUMP IF NEW VALUE WANTED ORA Ĕ,C MOV C,O LE1 MVI **JRNZ** F517+2002 F519 063C F51B CDOCFO DEFAULT, SET 60 NULLS; PUNCH ONE NULL B,60 PUNCH LE1: CALL LE1 KEEP GOING TIL DONE DJNZ F51E+10FB F520 C9 RET QUERY ROUTINE WILL TELL THE OPERATOR WHAT HIS CURRENT LOGICA PHYSICAL PERIPHERAL DEVICE ASSIGNMENTS ARE. NO PARAME (OTHER THAN A CARRIAGE RETURN) ARE REQUIRED ON ENTRY. F521 3A0300 F524 0604 F526 217DF1 F529 11FBFF F52C F5 F52D CDFEF5 F530 4E F531 CD09F0 F534 CDF7F5 F538 F5 F538 F5 F538 E5 F538 23 F53B 3C F53B 3C GET THE ASSIGNMENT CONTROL BYTE SET UP FOR FOUR LOGICAL DEVICES ADDRESS OF CONVERSION TABLE IOBYTE QUERY: LDA B,4 H,ACT MVI LXI LXI PUSH D, ALT-APT PSW BLK ; F ; NEGATIVE OFFSET FOR LOGICAL TABLE ; FORMAT THE PRINT-OUT
; GET THE CURRENT LOGICAL DEVICE CODE
; OUTPUT IT
; OUTPUT A DASH
; REGET THE CONTROL BYTE
; RESAVE IT
; SAVE THE TABLE QUE1: CALL C.M CONOUT CALL CALL DASH POP PSW PUSH PSW SAVE THE TABLE POINTER ADJUST POINTER TO CURRENT PHYSICAL DE PUSH Н QUE2: INX Η INR A ;BITS O AND 1 ARE O WHEN ON CURRENT AS ;NOT THERE YET, TRY AGAIN $\,$ ANI **QUE2** JRNZ F53E+20FA F540 4E F541 CD09F0 F544 E1 F546 1F F547 1F F548 19 C.M CONOUT MOV ; FOUND IT, NOW PRINT IT CALL POP Н GO TO NEXT LOGICAL DEVICE ADJUST THE IOBYTE POP PSW RAR RAR ; ADJUST THE TABLE POINTER ; GO DO NEXT LOGICAL DEVICE DAD D QUE1 DJNZ F549+10E1 F54B C9 RET ; RETURN TO MONITOR READ ROUTINE READS AN INTEL HEX FORMAT PAPER TAPE FROM THE CURRENT PAPER TAPE READER. IF A NON-ZERO ADDRESS IS SPECIFIED IN THE END OF FILE RECORD, CONTROL WILL BE TRANSFERRED TO THAT ADDRESS. OTHERWISE, CONTROL WILL REVERT TO THE EXECUTIVE. F54C CDD7F0 F54F E1 F550 E5 F551 CD86F4 F554 DE3A GET OFFSET BIAS
INTO (H,L)
SAVE THE BIAS
READ A BYTE
LOOK FOR START OF RECORD
JUMP TO KEEP LOOKING CALL POP PUSH ŘEAD: EXPR1 REDO: H RIX RED1: CALL SBI JRNZ RED1 F556+20F9 F558 57 F559 CD73F4 INITIALIZE CHECKSUM GET RECORD LENGTH VOM D,A BYTE CALL

JUMP IF EOF RECORD

JRZ

F55C+2823

REDS

| CP/M MACRO ASSEM | 2.0 | #019 | MOSS 2.2 | |
|--|-----------|--|--|--|
| F55E 5F F55F CD73F4 F562 F5 F563 CD73F4 F566 C1 F567 4F F568 C9 | | CALL PUSH CALL | BYTE PSW BYTE | ;ELSE, ASSUME DATA RECORD ;GET LOAD ADDRESS HIGH BYTE ;SAVE IT ;GET LOAD ADDRESS LOW BYTE ;BUILD ADDRESS IN (B,C) |
| F567 4F F568 09 F569 CD73F4 F56C CD73F4 F56F 77 F570 2F | RED2: | MOV DAD CALL CALL MOV CMA | BYTE BYTE M, A | BUILD ADDRESS IN (B,C) ADD ON THE BIAS SKIP OVER RECORD TYPE GET A DATA BYTE PUT IT INTO MEMORY DO A QUICK CHECK RESULT SHOULD BE ZERO IF ERROR, PRINT ADDRESS AND DATA INCREMENT MEMORY POINTER RECORD LENGTH FOR LOOP CONTROL DO REST OF THE RECORD GET THE CHECKSUM |
| F571 ĀE F572 C4A1F2 F575 23 F576 1D | | XRA CNZ INX DCR JRNZ | M BITS H E RED2 | RESULT SHOULD BE ZERO IF ERROR, PRINT ADDRESS AND DATA INCREMENT MEMORY POINTER RECORD LENGTH FOR LOOP CONTROL DO REST OF THE RECORD |
| F576 C209F1 | | JNZ | QPRT PEDO | ABORT IF ERROR |
| F57F+18CE F581 CD73F4 F584 67 F585 CD73F4 | RED3: | CALL MOV | BYTE H, A BYTE | ;EOF RECORD, GET ENTRY POINT ;HIGH BYTE TO (H) ;GET THE LOW BYTE ;SEE IF IT IS ZERO |
| F588 6F F589 B4 F58A D1 F58B C8 F58C E9 | | MOV ORA POP RZ PCHL | L,A H D | ; SEE IF IT IS ZERO ; RESTORE THE STACK ; RETURN TO MONITOR IF EP=0 ; ELSE, GO TO THE ENTRY POINT |
| | WRITE PAP | ROUTINE ER TAPE | IS USED ON THE CU | TO PUNCH AN INTEL HEX FORMAT PRENT ASSIGNED PUNCH UNIT. |
| F58D CD86F3 F590 AF F591 47 F592 B1 | WRITE: | CALL XRA MOV ORA JRNZ | EXPR3 A B,A C WRT1 | GET 3 PARAMETERS, DO CRLF SEE IF RECORD LENGTH CHANGE SET HIGH BYTE TO ZERO NOW SEE IF CHANGE WANTED YES, JUMP AND SET IT UP |
| F593+2002 F595 0E10 F597 E5 F598 09 F599 B7 | WRI1: | | | ; NO, DEFAULT TO 16 BYTES/RECORD ; SAVE MEMORY POINTER ; ADD THE RECORD LENGTH ; CLEAR THE CARRY BIT ; SEE IF FULL RECORD REMAINS |
| F59A+ED52 F59C E1 | | POP JRC | Ħ | ; RESTORE (H,L) ; GO DO A FULL RECORD |
| F59D+380A F59F D5 F5AO EB F5A1 B7 | | PUSH XCHG ORA DSBC | D | ;SAVE LAST BYTE ADDRESS ;SWAP (D,E) AND (H,L) ;RESET THE CARRY BIT ;FIND # OF BYTE REMAINING |
| F5A2+ED52 F5A4 23 F5A5 23 F5A6 EB F5A7 C1 F5A8 D8 F5A9 C5 F5AA D5 | WRI2: | INX XTHL XCHG POP RC PUSH | Н В В | ;ADJUST TO INCLUDE LAST BYTE ;SWAP TOP OF STACK ;SET (D,E), (H,L) TO NORMAL ;NEW RECORD LENGTH TO (B,C) ;DONE IF ZERO LENGTH RECORD ;SAVE LOOP COUNT |
| F5AB 50 F5AC 41 F5AD CDC8F5 F5BO 7B F5B1 CDF6F6 F5B4 AF | | PUSH MOV MOV CALL MOV CALL XRA | D D,B B,C PSOR A,B PBADR A | ;ZERO THE CHECKSUM ;MOVE LOOP CONTROL TO B ;PUNCH START OF RECORD ;GET RECORD LENGTH ;PUNCH IT ;PUNCH RECORD TYPE 'O' |
| F5B5 CDFEF6 F5B8 7E | WRI3: | CALL MOV | PBYTE A,M | GET NEXT DATA BYTE |


```
MOSS 2.2 MONITOR
CP/M MACRO ASSEM 2.0
                                         #020
                                                                     BUMP THE POINTER PUNCH THE DATA DO REST OF RECORD
                                         INX
CALL
DJNZ
 F5B9 23
F5BA CDFEF6
                                                       PBYTE
                                                       WRI3
 F5BD+10F9
F5BF AF
F5CO 92
F5C1 CDFEF6
F5C4 D1
                                          XRA
SUB
                                                                      , NOW, DO THE CHECKSUM
                                                       D
                                                                      PUNCH IT RESTORE THE REGISTERS
                                                       PBYTE
                                          CALL
                                          POP
                                                       D
 F5C5 C1
                                          POP
                                                        В
                                          JMPR
                                                                      :GO DO NEXT RECORD
                                                        WRI1
 F5C6+18CF
 F5C8 CD7CF4
F5CB OE3A
F5CD C37CF6
                                                       PEOL
C,':'
                            PSOR:
                                          CALL
                                          MVT
                                          JMP
                               HEXN ROUTINE
                              THIS ROUTINE ADDS AND SUBTRACTS TWO HEXADECIMAL 16-BIT UNSIGNED NUMBERS AND DISPLAYS THE RESULTS ON THE CONSOLE.
                                                                      GET THE TWO NUMBERS; SAVE IT FOR THE SUBTRACT; ADD THEM
  F5D0 CDA4F6
F5D3 E5
                            HEXN:
                                          CALL
                                                        EXLF
                                          PUSH
                                                        H
 F5D4 19
F5D5 CDFBF5
F5D8 E1
F5D9 B7
                                          DAD
                                                        D
                                                                      OUTPUT THEM
REGET THE FIRST NUMBER
CLEAR THE CARRY BIT
                                                        LADRB
                                          CALL
                                                        H
                                          POP
                                          ORA
                                                        A
                                                        D
                                                                       DO THE SUBTRACT
                                          DSBC
  F5DA+ED52
                                          JMPR
                                                        LADR
                                                                      GO OUTPUT THE RESULT
  F5DC+1803
                               ROUTINE LADR PRINTS THE CONTENTS OF (H,L) ON THE CURRENT CONSOLE, EITHER AT THE START OF A NEW LINE (EP = LADRA) OR AT THE CURRENT LOCATION (EP
                                          = LADR).
  F5DE CDA9F6
F5E1 7C
F5E2 CDE6F5
F5E5 7D
F5E6 F5
F5E7 OF
F5E8 OF
F5E9 OF
                                                                      ;START A NEW LINE
;GET HIGH TWO DIGITS
;PRINT THEM
;GET LOW TWO DIGITS
;SAVE THE LOW DIGIT
;PUT HIGH NIBBLE INTO BITS 0-3
                            LADRA:
                                          CALL
MOV
                                                        CRLF
                                                        A,H
HEX1
                            LADR:
                                           CALL
                                                        A,L
PSW
                                          MOV
                            HEX1:
                                          PUSH
                                          RRC
RRC
RRC
RRC
  F5EA OF
F5EB CDEFF5
                                                                      ;GO PRINT SINGLE DIGIT
;REGET THE LOW DIGIT
;GO INSERT ASCII ZONE
;DO THE CHARACTER OUTPUT
                                           CALL
                                                        HEX2
  F5EE F1
F5EF CD6EF3
                                                        PSW
CONV
                                           POP
                             HEX2:
                                           JMPR
                                                         CO
  F5F2+180C
                                ROUTINE DASH TYPES A DASH ON THE CURRENT CONSOLE DEVICE.
  F5F4 CDE6F5
F5F7 OE2D
                             DASH1:
                                                        HEX1
C.'-'
                                                                       ;FIRST, PRINT ACCUM AS TWO HEX DIGITS ;GET AN ASCII DASH ;GO TYPE IT
                                          CALL
                                          MVI
JMPR
                             DASH:
  F5F9+1805
                                  IOBYTE HANDLERS
  F5FB
                                           ORG
                                                        MOSS+5FBH
  F5FB CDDEF5
                             LADRB:
                                          CALL
                                                        LADRA
                                                                       ;OUTPUT (H,L) AS 4 ASCII DIGITS
                             BLK:
  F5FE 0E20
                                           IVM
                                                         C,' '
                                                                       ;OUTPUT A BLANK
```


| CP/M MACRO ASSEM 2.0 | #021 | MOSS 2.2 | MONITOR |
|---|--|--|---|
| F600 3A0300 CO: F603 E603 F605 CADEF6 F608 FE02 | LDA ANI JZ CPI | IOBYTE 3 TTYOUT 2 | ; ISOLATE CONSOLE ASGT ; TTY DEVICE ACTIVE |
| F60A FA62F4 F60D C262F4 | JM JNZ | CRTOUT CUSO1 | CRT ACTIVE USER CONSOLE 1 ACTIVE |
| F610 3A0300 | LDA ANI JZ CPI JM JZ JMP | IOBYTE OCOH TTYOUT 80H CRTOUT LPRT LUSE1 | ; ISOLATE LIST ASGT ; TTY DEVICE ACTIVE ; CRT ACTIVE ; LINE PRINTER ACTIVE ; USER PRINTER 1 ACTIVE |
| F623 3A0300 CSTS: F626 E603 F628 CAC6F6 F62B FE02 F62D FA62F4 F630 C262F4 | LDA ANI JZ CPI JM JNZ | IOBYTE 3 TTST 2 CRTST CUST1 | ; ISOLATE CONSOLE ASGT ; TTY ACTIVE ; CRT ACTIVE ; USER CONSOLE 1 ACTIVE |
| F633 3A0300 BATST F636 E60C F638 CAC6F6 F63B FE08 F63D FA62F4 | LDA ANI JZ CPI JM | IOBYTE OCH TTST 8 PTRST | ; ISOLATE BATCH ASGT ; TTY ACTIVE ; PAPER TAPE READER_ACTIVE |
| F640 CA62F4 F643 C362F4 | JZ JMP | RUST1 RUST2 | USER READER 1 ACTIVE USER READER 2 ACTIVE |
| F646 3A0300 CI: F649 E603 F64B CACEF6 F64E FE02 | LDA ANI JZ CPI | IOBYTE 3 TTYIN 2 | ; ISOLATE CONSOLE ASGT ; TTY DEVICE ACTIVE |
| F650 FA62F4 F653 C262F4 | JM JNZ | CRTIN CUSI1 | ;CRT ACTIVE ;USER CONSOLE 1 ACTIVE |
| F656 3A0300 ÅI: F659 E60C F658 CACEF6 F65E FE08 | LDA ANI JZ CPI | IOBYTE OCH TTYRDR 8 | ; ISOLATE BATCH ASGT ; TTY ACTIVE |
| F65E FE08 F660 FA62F4 F663 CA62F4 F666 C362F4 | JM JZ JMP | PTRIN RUSI1 RUSI2 | ;PAPER TAPE READER ACTIVE ;USER READER 1 ACTIVE ;USER READER 2 ACTIVE |
| F669 3A0300 LSTAT F66C E6C0 F66E CAD6F6 F673 FA62F4 F676 CA62F4 F679 C362F4 | : LDA ANI JZ CPI JM JZ JMP | IOBYTE OCOH TTOST 80H CRTOST LPRST LUST1 | ; ISOLATE THE LIST DEVICE ASSIGNMENT |
| F67C 3A0300 PO: F67F E630 F681 CADEF6 F684 FE20 F686 FA62F4 F689 CA62F4 F68C C362F4 | LDA ANI JZ CPI JM JZ JMP | IOBYTE 30H TTPNCH 20H HSP PUSO1 PUSO2 | ; ISOLATE PUNCH ASGT ; TTY ACTIVE ; HIGH SPEED PUNCH ACTIVE ; USER PUNCH 1 ACTIVE ; USER PUNCH 2 ACTIVE |
| : | TINE CONI PARITY | READS TH | E CONSOLE AND STRIPS OFF THE ASCII |
| F68F CD46F6 CONI: F692 E67F F694 C9 RTS: | CALL ANI RET | CI 7FH | GET THE NEXT CHARACTER; STRIP OFF THE PARITY BIT |

| CP/M MACRO ASSEM | 2.0 | #022 | MOSS 2.2 | MONITOR |
|---|---------------------------|--|------------------------------------|---|
| | ; ; | THE STRI LAST CHA A NEW LI | NG MUST | N ASCII STRING ONTO THE CONSOLE. BE TERMINATED BY BIT 7 SET IN THE F THE STRING. THE STRING WILL START PRTWD) OR CONTINUE ON THE SAME) |
| F698 C5 | PRTWD: PRTWA: PRTA: | CALL PUSH MOV CALL INX MOV RLC | B C,M CO H A,C | ; START A NEW LINE ; SAVE (B,C) ; GET NEXT CHARACTER FROM MEMORY ; OUTPUT IT ; INCREMENT MEMORY POINTER ; TEST FOR BET 7 DELIMITER |
| F6A0+30F7 F6A2 C1 F6A3 C9 | PRTB: | JRNC POP RET | | ; NO DELIMITER, GO DO NEXT CHARACTER ; RESTORE (B,C) |
| | ROUTIN | NE EXLF I D.E AND LINE FEI | READS TWO H,L REGI ED SEQUEN | PARAMETERS, PUTS THEM INTO THE STERS, THEN DOES A CARRIAGE RETURN, CE. |
| F6A4 CDD9F0 F6A7 D1 F6A8 E1 | EXLF: | CALL POP POP | EXPR D H | ;GO GET TWO PARAMETERS |
| | ROUTII | SEQUENCE IT INCL | E ON THE UDES TRHE | S A CARRIAGE RETURN, LINE FEED CURRENT CONSOLE TO START A NEW LINE EE NULL CHARACTERS FOR TTY TYPE HEAD MOVEMENT TIME. |
| F6A9 E5 F6AA 21C2F6 F6AD CD98F6 F6B0 E1 F6B1 C9 | CRLF: CRLFA: | PUSH LXI CALL POP RET | H H, CRMSG PRTWA H | ;SAVE THE CONTENTS OF (H,L);ADDRESS OF CR,LF MESSAGE;OUTPUT IT;RESTORE (H,L) |
| F6B2 21BBF6 F6B5 CD95F6 F6B8 C30000 | RSTER: COMERR: | LXI CALL JMP | H, RSTMSO PRTWD WSVEC | ;GET ADDRESS OF RESTART ERROR MSG :PRINT IT ON NEW LINE ;GO TO WARM BOOT |
| F6BB 5253542045 F6C2 0D0A0080 | RSTMSG: CRMSG: | | 'RST ER' CR,LF,0 | , 'R'+80Н , 80Н |
| | 1/0 D | RIVERS F | OR THE 82 | 250 ASYNC COMM ELEMENT |
| F6C6 DB25 F6C8 E601 F6CA C8 F6CB C6FE F6CD C9 | TTST: | IN ANI RZ ADI RET | SLSTAT 1 OFEH | GET 8250 LINE STATUS SEE IF RECEIVE DATA AVAILABLE RETURN IF NOT FLAG THAT DATA IS AVAILABLE |
| F6CE DB25 F6D0 1F | ityin: | IN RAR JRNC | SLSTAT TTYIN | GET 8250 LINE STATUS MOVE RX DATA READY BIT INTO CARRY LOOP UNTIL DATA IS IN |
| F6D1+30FB F6D3 DB20 F6D5 C9 | | IN RET | SDATA | ; READ THE DATA |
| F6D6 DB25 F6D8 E620 F6DA C8 F6DB C6BF F6DD C9 | TTOST: | IN ANI RZ ADI RET | SLSTAT 20H OBFH | GET 8250 LINE STATUS ISOLATE TX BUFFER EMPTY BIT RETURN IF NOT EMPTY FLAG THE EMPTY STATE |
| F6DE DB25 F6E0 E620 | TTYOUT: | IN ANI JRZ | SLSTAT 20H TTYOUT | GET 8250 LINE STATUS SISOLATE THRE BIT WAIT UNTIL ONE OF THE REGISTERS EMPTI |

```
CP/M MACRO ASSEM 2.0
                                                                    MOSS 2.2 MONITOR
                                                   #023
 F6E2+28FA
F6E4 79
F6E5 D320
F6E7 C9
                                                                    A,C
SDATA
                                                                                      MOVE THE DATA OVER OUTPUT THE DATA
                                                   MOV
                                                    OUT
                                                    RET
                                      EQUATES FOR ADDITIONAL CONSOLE DEVICES
  F462 =
                                   CRTIN:
                                                                     IOER
                                                   EQU
 F462 =
F462 =
F462 =
                                                                     IOER
IOER
                                  CRTOUT: EQU
                                   CRTST:
                                                    EQU
                                                                                       ;UNASSIGNED CRT OUTPUT STATUS
;UNASSIGNED USER CONSOLE (INPUT)
;UNASSIGNED USER CONSOLE (OUTPUT)
                                   CRTOST: EQU
                                                                     IOER
  F462 = F462 =
                                  CUSI1:
CUSO1:
                                                   ĒQŬ
EQU
                                                                     IOER
                                                                     IOER
IOER
                                                   ĒQŬ
  F462 =
                                   CUST1:
                                         EQUATES FOR ADDITIONAL PAPER TAPE PUNCH DEVICES
                                                                                      ;UNASSIGNED TELETYPE PUNCH
UNASSIGNED HIGH SPEED PUNCH
UNASSIGNED HIGH SPEED PUNCH STATUS
UNASSIGNED USER PUNCH 1
UNASSIGNED USER PUNCH 2
  F6DE = F462 = F462 = F462 =
                                                                     TTYOUT
IOER
IOER
IOER
IOER
                                   TTPNCH:
                                                   EQU
                                  HSP:
HSPST:
PUSO1:
PUSO2:
                                                    EQU
EQU
                                                   EQŬ
EQU
                                         EQUATES FOR ADDITIONAL LIST DEVICES
  F462 =
F462 =
F462 =
                                                                                      ;UNASSIGNED LINE PRINTER;UNASSIGNED PRINTER STATUS;LIST DEVICE 1;LIST DEVICE 1 STATUS
                                                                     IOER
IOER
IOER
                                   LPRT:
                                                    EQU
                                   LPRST:
LUSE1:
                                                    EQU
EQU
   F462 =
                                   LUST1:
                                                    EQU
                                                                     IOER
                                         EQUATES FOR ADDITIONAL PAPER TAPE READER DEVICES
                                  TTYRDR: EQU
PTRIN: EQU
PTRST: EQU
RUSI1: EQU
RUSI1: EQU
RUSI2: EQU
RUSI2: EQU
                                                                                      ;UNASSIGNED TELETYPE PAPER TAPE READER;UNASSIGNED HIGH SPEED PAPER TAPE READ UNASSIGNED HS PTR STATUS;UNASSIGNED PAPER TAPE READER 1;UNASSIGNED PAPER TAPE READER 1;UNASSIGNED PAPER TAPE READER 2;UNASSIGNED PAPER TAPE READER 2;
  F6CE = F462 = F462 = F462
                                                                     TTYIN
                                                                    IOER
IOER
IOER
                                                                     IOER
IOER
  F462 = F462 =
   F462 =
                                                                      IOER
                                                                                       UNASSIGNED PAPER TAPE READER 2 (STATU
   F6E8 CDF0F6
                                                                                       ; READ AND CONVERT ONE CHARACTER ; SHIFT INTO HIGH NIBBLE
                                   BYT:
                                                     CALL
                                                                     RIBBLE
  F6EB CDF0F6
F6EB 07
F6ED 07
F6EE 07
F6EF 47
F6F0 CD86F4
F6F3 C3B0F3
                                                     RLC
RLC
RLC
RLC
                                                                                       ; SAVE IN B TEMPORARILY ; READ A CHARACTER ; GO CONVERT TO HEX DIGIT
                                                     MOV
                                                                     B,A
R:X
NIBBLE
                                   RIBBLE:
                                                     CALL
                                       PADR ROUTINE PUNCHES (H,L) AS FOUR ASCII CHARACTERS. IT IS USED TO PUT THE ADDRESS INTO AN INTEL HEX FORMAT RECORD.
  F6F6 CDFEF6
F6F9 7C
F6FA CDFEF6
F6FD 7D
                                   PBADR:
                                                                     PBYTE
                                                     MOV
CALL
                                                                     A,H
PBYTE
                                   PADR:
                                                     MOV
                                                                      A,L
                                       PBYTE ROUTINE PUNCHES (A) AS TWO ASCII CHARACTERS ON THE CURRENT PUNCH DEVICE.
  F6FE F5
F6FF OF
F700 OF
F701 OF
F702 OF
F703 CD
                                    PBYTE:
                                                     PUSH
                                                                                       SAVE THE BYTE DO HIGH NIBBLE FIRST
                                                                      PSW
                                                     RRC
RRC
                                                     RRC
                                                     RRC
                                                                                       ; CONVERT TO ASCII
             CD6EF3
                                                     CALL
                                                                      CONV
   F706 CDOCFO
                                                     CALL
                                                                                       PUNCH IT
                                                                      PUNCH
```

| CP/M MACRO ASSEM 2.0 | #024 | MOSS 2.2 MONITOR |
|--|---|---|
| F709 F1 F70A F5 F70B CD6EF3 F70E CD0CF0 F711 F1 F712 82 F713 57 F714 C9 | POP PUSH CALL CALL POP ADD MOV RET | PSW ;GET LOW NIBBLE PSW ; RESAVE FOR CHECKSUM CONV ; CONVERT TO ASCII PUNCH ; PUNCH IT PSW D ; UPDATE CHECKSUM D, A |
| F715 | END | |





APPENDIX D

PARTS LIST, BOARD LAYOUT, SCHEMATIC, SPECIFICATIONS

•

PARTS LIST D-3

| QTY | REF NO. | DESCRIPTION | CCS PART NO.* |
|--|---|--|--|
| Capaci | tors | | |
| | C1,3 C2,7,12,13 15,C17-23 | 27pf. Mica .1uf 50v Monolythic | 42215 - 52705 42034 - 21046 |
| 6 1 | C4 C5,6,8-11 C14 C16 | 56pf 500v Mica 4.7uf 35v Dip Tantalum .47uf 50v Monolythic 33pf Mica | 42215-55605 42804-54756 42034-24746 42215-53305 |
| Integr | ated Circuits | | |
| 2 1 1 1 1 1 3 2 3 1 1 1 | U1 U13,39 U2,3 U4 U5 U6,7 U8 U9 U10 U11,18,26 U12,27 U14,34,35 U15 U16,17,25 U19 U20 U21 U22,28,29,33,42,43,45 | 7404 74LS04 75150 75154 8250 74LS136 2716, 2048 X 8 EPROM 5623, 256 X 4 ROM Z-80 74LS08 74LS08 74LS00 74LS74 74LS175 74LS02 78L12, +12V Regulator 79L12, -12V Regulator 74LS10 74LS257 | 30200-07404 30000-00004 30300-00150 30300-00154 31200-08250 30000-00136 31900-02716 30900-05623 31200-38804 30000-00008 30000-00000 30000-00074 30000-00074 30000-00075 32000-17812 32000-17912 30000-00010 30000-00257 |
| | U24 U30,31,37,40,41, | 74LS161 74LS367 | 30000-00161 30000-00367 |
| 1 1 1 2 | 44 U32 U36 U38 U46 U47,49 U48 | 74LS30 74LS20 74LS32 7805, +5V Regulator 75453 555 | 30000-00030 30000-00020 30000-00032 32000-07805 30300-00453 30900-00555 |
| Resist | ors | | |
| 1 | R1,2 R3 R4 | 470 1/4W 5% 680 ohm 1/4W 5% 1.5K 1/4W 5% | 40002-04715 40002-06815 40002-01525 |

^{*} Use CCS part number when ordering spare parts or replacements.

D-4 PARTS LIST

| | INUED | | |
|------------------|---|--|----------------------------|
| QTY | REF NO. | DESCRIPTION | CCS PART NO. |
| | | | |
| 3 | R5-7 | 1m 1/4w 5% | 40002-01055 |
| 2 | R8,R15 | 2.7K 1/4W 5% | 40002-02725 |
| 3 2 1 1 | R9 | 1.2K 1/4W 5% | 40002-01225 |
| 1 | R10 | 22 ohm 1/4W 5% | 40002-02205 |
| 4 | R11-14 | 220 ohm 1/4W 5% | 40002-02215 |
| 5 | z1- 5 | 2.7K X 7 SIP Network | 40930-72726 |
| IC S | ockets | | |
| 20 | XU1,6,7,11-14,16- 18,21,25-27, 32,34-36,38,39 | 14-Pin Low Profile | 58102-00140 |
| 5 | XU2,3,47-49 | 8-Pin Low Profile | 58102-00080 |
| 18 | XU4,9,15,22,24, 28-31,33,37, 40-45, J3 | 16-Pin Low Profile | 58102-00160 |
| 1 | XU8 | 24-Pin Low Profile | 58102-00240 |
| 2 | XU5,10 | 40-Pin Low Profile | 58102-00400 |
| Misc | cellaneous | | |
| 3 | CR1-3 | LED, Rectangular Red | 37400-00001 |
| -1 | J2 | Header, 2 x 13 Right Angle | 56005-02013 |
| 1 | Ql | Transistor, PN2907 | 36100-02907 |
| 1 | S1 | Switch, Toggle | 27391-12000 |
| 30 | W1-30 W1-30 | Header, 1 x 3 Straight | 56004-01003 |
| 30 | | Berg Jumper Plugs | 56200-00001 |
| 1 1 | Y1 Y2 | Crystal, 1.8432 MHz Crystal, 16.000 MHz | 48132-84321 48231-60003 |
| 1 | | Heatsink | 60022-00001 |
| ì | | Nut, Hex Kep 6-32 | 73006-32001 |
| ī | | Screw, 6-32 x 5/16" | 71006-32051 |
| 2 | | Tape, Foam Two-sided | 60003-00001 |
| 1 | | PC Board, 2810 CPU, rev A | |
| 2 | | Extractor, PCB nonlocking | |
| 2 | | Extractor Roll Pins | 60010-00000 |

2810 Z-80 CPU SPECIFICATIONS

BOARD MEASUREMENTS

Board: 10" L x 5" W

Connector: 6.35" L x .3" W (2.125" from right of board)

0.125" pin spacing Component Height: less than .5" Weight: approximately 11 ounces

POWER

Supply: Unregulated +8, +16, -16 volts Maximum power draw: .650 amps at +8 volts .030 amps at +16 volts

.025 amps at -16 volts

Power Dissipation: 6.2 watts

ENVIRONMENTAL REQUIREMENTS

Temperature: 0 to 70 degrees Celsius Humidity: 0 to 90% noncondensing

APPENDIX E

LIMITED WARRANTY

California Computer Systems (CCS) warrants to the original purchaser of its products that its CCS assembled and tested products will be free from materials defects for a period of one (1) year, and be free from defects of workmanship for a period of ninety (90) days.

The responsibility of CCS hereunder, and the sole and exclusive remedy of the original purchaser for a breach of any warranty hereunder, is limited to the correction or replacement by CCS at CCS's option, at CCS's service facility, of any product or part which has been returned to CCS and in which there is a defect covered by this warranty; provided, however, that in the case of CCS assembled and tested products, CCS will correct any defect in materials and workmanship free of charge if the product is returned to CCS within ninety (90) days of original purchase from CCS; and CCS will correct defects in materials in its products and restore the product to an operational status for a labor charge of \$25.00, provided that the product is returned to CCS within one (1) year in the case of CCS assembled and tested products. All such returned products shall be shipped prepaid and insured by original purchaser to:

Warranty Service Department California Computer Systems 250 Caribbean Drive Sunnyvale, California 94086

CCS shall have the right of final determination as to the existence and cause of a defect, and CCS shall have the sole right to decide whether the product should be repaired or replaced.

This warranty shall not apply to any product or any part

E-2 LIMITED WARRANTY

thereof which has been subject to

- (1) accident, neglect, negligence, abuse or misuse;
- (2) any maintenance, overhaul, installation, storage, operation, or use, which is improper; or
- (3) any alteration, modification, or repair by anyone other than CCS or its authorized representative.

THIS WARRANTY IS EXPRESSLY IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED OR STATUTORY INCLUDING THE WARRANTIES OF DESIGN, MERCHANTABILITY, OR FITNESS OR SUITABILITY FOR USE OR INTENDED PURPOSE AND OF ALL OTHER OBLIGATIONS OR LIABILITIES OF CCS. To any extent that this warranty cannot exclude or disclaim implied warranties, such warranties are limited to the duration of this express warranty or to any shorter time permitted by law.

CCS expressly disclaims any and all liability arising from the use and/or operation of its products sold in any and all applications not specifically recommended, tested, or certified by CCS, in writing. With respect to applications not specifically recommended, tested, or certified by CCS, the original purchaser acknowledges that he has examined the products to which this warranty attaches, and their specifications and descriptions, and is familiar with the operational characteristics thereof. The original purchaser has not relied upon the judgement or any representations of CCS as to the suitability of any CCS product and acknowledges that CCS has no knowledge of the intended use of its products. CCS EXPRESSLY DISCLAIMS ANY LIABILITY ARISING FROM THE USE AND/OR OPERATION OF ITS PRODUCTS, AND SHALL NOT BE LIABLE FOR ANY CONSEQUENTIAL OR INCIDENTAL OR COLLATERAL DAMAGES OR INJURY TO PERSONS OR PROPERTY.

CCS's obligations under this warranty are conditioned on the original purchaser's maintenance of explicit records which will accurately reflect operating conditions and maintenance preformed on CCS's products and establish the nature of any unsatisfactory condition of CCS's products. CCS, at its request, shall be given access to such records for substantiating warranty claims. No action may be brought for breach of any express or implied warranty after one (1) year from the expiration of this express warranty's applicable warranty period. CCS assumes no liability for any events which may arise from the use of technical information on the application of its products supplied by CCS. CCS makes no warranty whatsoever in respect to accessories or parts not supplied by CCS, or to the extent that any defect is attributable to any part not supplied by CCS.

CCS neither assumes nor authorizes any person other than a

LIMITED WARRANTY E-3

duly authorized officer or representative to assume for CCS any other liability or extension or alteration of this warranty in connection with the sale or any shipment of CCS's products. Any such assumption of liability or modification of warranty must be in writing and signed by such duly authorized officer or representative to be enforceable. These warranties apply to the orginal purchaser only, and do not run to successors, assigns, or subsequent purchasers or owners; AS TO ALL PERSONS OR ENTITIES OTHER THAN THE ORIGINAL PURCHASER, CCS MAKES NO WARRANTIES WHATSOEVER, EXPRESS OR IMPLIED OR STATUTORY. The term "original purchaser" as used in this warranty shall be deemed to mean only that person to whom its product is originally sold by CCS.

Unless otherwise agreed, in writing, and except as may be necessary to comply with this warranty, CCS reserves the right to make changes in its products without any obligation to incorporate such changes in any product manufactured theretofore.

This warranty is limited to the terms stated herein. CCS disclaims all liability for incidental or consequential damages. Some states do not allow limitations on how long an implied warranty lasts and some do not allow the exclusion or limitation of incidental or consequential damages so the above limitations and exclusions may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.

COMMENT SHEET

2810 Z-80 CPU MANUAL

| | 89000-02810A | | | | | | | | | | | | | |
|--|---|------------------------|-------|---------|-------|-------|----------|-----|------|-------|------|------|---------|--|
| | Any | comment | s, cı | riticis | ms, o | r sug | gestions | you | have | will | be a | ppre | ciated. | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | · | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | ie: ipany: ress: | | | | | | | Posi | tion: | | | | |
| | Publications • California Computer Systems 250 Caribbean Dr. • Sunnyvale, CA 94086 | | | | | | | | | | | | | |