
ECONORAM VII A USER'S MANUAL



24K x 8 static memory · S-100 using MM5257/TMS40L44 · 4MHz



122 A CompuKit product from 600000



ABOUT ECONORAM VII

Congratulations on your decision to purchase ECONORAM VII, a 24K x 8 memory board designed specifically for electrical and mechanical compatibility with the S-100 buss standard. The S-100 buss currently is one of the most popular in the industry and by far the most prolific; we believe this board, with the rest of the S-100 portion of the ECONORAM family, is one of the best memory boards available for that buss.

We recommend that the parts in this kit be checked against the parts list for completeness and that these instructions be read through carefully before starting. Completion of the assembly should take from one to four hours, depending on previous assembly experience, and upon completion, you will discover -- as thousands of satisfied ECONORAM owners have discovered -- the pleasure of using a fine memory board that just works, and works.

As the first company to nationally offer memory kits to computer hobbyists, we again thank you for choosing ECONORAM VII... welcome to the club.


TECHNICAL OVERVIEW

This board incorporates proven static memory tech nology. There are currently two popular types of memory being used in products such as this: static and dynamic Static memories are the overwhelming choice in applications where speed, complexity, ease of use, and reliability must all be considered. There is no refresh slowdown, the CPU is freed from the drudgery of caretaking the memory, and techniques such as direct memory access (DMA) are far more reliable and easier to implement.

The individual memory ICs used on this board are grouped together to form four larger blocks of memory, two 4K X 8 and two 8K X 8. The 4K blocks may be addressed on any 4K boundary, and the 8K blocks on any 8K boundary by setting the starting locations with the on-board dip switch (no jumpers required). Additional features include write protect switches for each of the four blocks; a write strobe selection switch which allows use of memory in systems with or without a front panel (MWRITE strobe); allowance for use with or without the PHANTOM line; thorough capacitor bypassing of supply lines to suppress transients plus on-board regulation and heat-sinking for reliably cool operation. All this and sockets for all ICs go onto a double-sided, solder-masked printed circuit board with a complete component-layout legend.

Parts List

(1)	Econoram VIIA circuit	board	9		17
may	GRATED CIRCUITS (r have letter suffixes and numbers given below.)				
(48) / (1) (1)	MM5257N-3L or TMS 74LS00 nand gate (U 74LS10 3-input nand	5)	4 - U61)	4	
(1) (5) (1)	74LS02 nor gate (U6) 74LS04 hex inverters 74LS240 TRI-STATE	(U8 - U12)	U13)		
(4) (4)	74LS266 ex-nor o.c. 7805 positive 5V regi	(U1 - U4)			,
(3) (3) (8)	S.I.P. resistor packs (I 2.7K 1/4 watt resistor 39uF tantalum capaci	R1 - R3)* 's (red-viole	t-red; R4	- R6)	
(25)	ceramic disk bypass			:	•
(61)	HANICAL COMPONE	NTS			
(3) (4) (4)	dipswitch (S1 - S3)* TO-220 heat sinks 6-32 bolts				
(4) (4) (1)	6-32 lockwashers 6-32 hex nuts instruction booklet			4	



tech

Pamic Plica

ability

1. the

nory,
e far

are

two ton tch tch tobe ns or

or 1-

Component Layout

MEMORY ADDRESS CONFIGURATION

This board is configured as two 4K blocks addressable on 4K boundaries and two 8K blocks independently addressable on 8K boundaries. Switches S1 and S2 each select one 4K and one 8K block. (switch S1: block A - 4K and block B - 8K, switch S2: block C - 4K and block D - 8K) as follows:

4	K		8K			
SWITCH	STARTING ADDRESS		WITCH DSITION	STARTING ADDRESS		
1 2 3 4 Ø Ø Ø Ø 1 Ø Ø Ø Ø 1 Ø Ø 1 Ø Ø Ø 1 1 Ø Ø Ø 1 1 1 Ø Ø 1 1 1 1	ØØØØØ 1 ØØØØ 2 ØØØØ 3 ØØØØ 4 ØØØØ 5 ØØØØ 6 ØØØØ 6 ØØØØ 8 ØØØØ 8 ØØØØ 8 ØØØØ 6 ØØØØØØ 6 ØØØØØ 6 ØØØØØ 6 ØØØØ 6 ØØØØ 6 ØØØØ 6 ØØØØ 6 ØØØØØ 6 ØØØØ 6 ØØØØØ 6 ØØØØ 6 ØØØØ 6 ØØØØ 6 ØØØØØ 6 ØØØØØ 6 ØØØØØØ 6 ØØØØØ 6 ØØØØØØØØ	, , , ,	,-	99999 29999 4999 6999 8999 A999 C999 E999		

In addition, position 8 on each switch enables (OFF) or disables (ON) the associated 8K block. Positions 1 and 2 of switch S3 disable/enable the 4K blocks A and C respectively.

MEMORY PROTECT SWITCHES

Switch S3 positions 3-6 are write enable switches. Conversely they may be used for manual write protection of the memory. Each position 3, 4, 5 and 6 is associated with one memory block A, B, C and D respectively. Any combination of these four swtiches may be ON write enabling or OFF write protecting the particular block.

WRITE STROBE SELECT SWITCHES

Switch S3 positions 7 and 8 select write strobe. S3-8 ON causes PWR to qualify the memory for write commands. S3-7 ON causes MWRITE to qualify the memory for write commands. In normal operations with systems which have front panels ie., Altair, Imsai etc., or others which generate MWRITE with or without front panels use MWRITE. All others use PWR. Positions 7 and 8 both ON at the same time will ground MWRITE on the buss. This condition must be avoided if MWRITE is present.

MEMORY TESTING

If the memory board seems to be working properly, the Memory Testing Routine (page 11) can be used to give the board a more thorough workout. It is rather slow; but will do the job well. It can be entered via editor/assembler or front panel switches.

The routine is set up to test 24K from 4000 hex up to $A\emptyset \emptyset \emptyset$ hex. This may be changed by entering a different starting address at "STRT" (3001 - 3002) and/or a different end address at "END" (3004 - high order byte only).

If the memory passes the test it starts over again. You may on the other hand, insert a jump instruction at "MARK" to some user routine or, if desired the user may enter an output instruction or, can do a notification routine at "MARK" to show successful completion and restart.

If the memory fails the test, critical information is stored and the routine enters a software "HALT", that is a "jump to here' at "SHLT". Front panel lights, if any, will show this state. The user may then use the front panel or dump routines to display the following stored failure info:

3069*	"FDE"	=	D, E pair D is the fill character		
			and E is the test character		
306B*	"FHL"	=	H, L pair the failure address		
306D*	"FOUT"	==	the data expected at this address		
306E*	"FIN"	Ŧ	the data read from, the address		
* address from Memory Testing Routine Listing.					

The user may replace the "jump" at "SHLT" with a jump to a display or notification routine.

The difference between "FOUT" and "FIN" should indicate which bit is failing, indicating which chip or area is causing the problem.

This test will find most of the harder to distinguish errors.

PHANTOM LINE

In response to increasing numbers of users who have requested inclusion of "PHANTOM LINE", buss pin 67 which is often used for implementing power on jump features. This board is designed for use with active or inactive PHANTOM lines.

CAUTION

Some manufacturers use PHANTOM line (buss pin 67) for a refresh signal. This will conflict with the PHANTOM feature, and cause boards with PHANTOM to fail. If your system has this conflict it must be resolved by either eliminating the refresh signal on the CPU board or disabling the PHANTOM feature on this and other boards.

The PHANTOM feature may be disabled by cutting the trace on the back of the PC board between pads for J1. It may be reactivated at any time simply by installing a jumper at J1 (see Figure 11).

If you want the PHANTOM feature, the conficting refresh signal may be eliminated (IF NOT USED ELSEWHERE IN THE SYSTEM) by cutting the trace connected to buss pin 67 on the CPU board. BE SURE OF YOUR SYSTEM CONFIGURATION BEFORE CUTTING ANY TRACES.

000 21 00 40 ØØ1Ø STRT LXI H . 4000H 003 3E A0 0020 END MVI HDAD.A 005 32 6E 30 0030 STA FIN 668 3E 0040 MVI A. 10H 00A 84 0050 ADD н 00B 4F 0060 MOV C.A 00C 16 00 0070 MVI D. Ø 0080 MVI E.ØFFH ØØE DONE SHLD STAD 010 22 0090 0100 XRA 013 AF 014 47 0110 MOV B.A SCND MOV 015 7B @120 A,E MOV Ø16 5A 0130 E.D 017 57 0140 MOV D.A 0150 MOV #18 A.C Ø19 2A 65 3Ø 0160 LHLD STAD Ø1C 72 M.D Ø17Ø FILL MOV 01D 23 0180 INX н ØIE BC a 19a CMP н Ø1F C2 1C 3Ø 0200 FILL JNZ Ø22 2A 0210 LHLD STAD 625 73 **Ø22Ø NEXT MOV** M.E 626 7B 0230 MOV A.E 027 BE 0240 CMP Ø28 C2 8258 JNZ FAIL Ø2B 79 0266 MOV A, C Ø2C 23 Ø27Ø INX Ø2D 94 0280 SUB н **62E C2 4D 30** NDON 0290 JNZ Ø31 B8 0300 CMP Ø32 44 Ø316 MOV B.H Ø33 CA 15 3Ø 0320 SCND JZ Ø36 3A 66 3Ø Ø325 LDA STAD+1 Ø33Ø MARK NOP Ø39 ØØ 03A 00 0331 NOP Ø3B ØØ Ø332 NOP Ø3C 3A 6E 3Ø 0340 LDA FIN 03F B9 0350 CMP C 040 CA 00 30 STRT 0360 JZ 043 79 MOV 0370 A.C **844 67 0380** MOV H.A **Ø45** 2E ØØ 0390 MVI L.O 847 C6 0400 1 ØH ADI SA9 AF 0410 MOV C.A Ø4A C3 1Ø 3Ø Ø420 **JMP** DONE **Ø43Ø NDON** Ø4D 22 67 3Ø SHLD NXAD 050 7A **Ø44Ø LOPB** MOV A.D 051 BE Ø45Ø LOPA CMP Ø52 C2 6F 3Ø Ø46Ø JNZ FAIL Ø55 2C 0470 INR Ø56 C2 51 3Ø 0480 JNZ LOPA Ø59 79 0490 MOV A.C Ø5A 24 0500 INR Н Ø5B BC 0510 CMP н Ø5C C2 5Ø 3Ø 0520 JNZ. LOPB Ø5F 2A 67 0530 LHLD NXAD 30 Ø62 C3 25 3Ø 0540 **Ø**65 Ø55Ø STAD DS 067 0560 NXAD DS 2 Ø69 0570 FDE DS 0580 FHL DS 06B 2 0590 FOUT DS 0600 FIN 96E DS Ø6F 22 6B 3Ø 0610 FAIL SHLD FHL 072 32 6D 3Ø 0620 STA FOUT 075 7E 0630 MOV A.M Ø76 32 6E 3Ø 0640 STA 079 EB 0650 XCHG 07A 22 69 30 SHLD FDE 0660 Ø67Ø SHLT JMP SHLT 07D C3 7D 30 Ø68Ø *

CIRCUIT DESCRIPTION

The heart of Econoram VII is the MM5257/TMS4044 static memory IC (RAM), which can store 4096 single bits of information (thus, each is a "4K x 1" memory IC). Unlike standard RAMs, those included with your kit are specifically designated by the manufacturer as low power, high speed parts.

These ICs are arranged in rows that are 8 ICs wide. This way, each row can store 4K x 8 bits of information. Paralleling 6 of these rows together produces a total memory storage of 24K x 8 bits. (Note that the bit number corresponding to a given column of ICs is indicated along the top edge of the memory array).

Now that we have this storage, there are still other aspects we must consider. First, we need to address a specific location in memory; and, we need to be able to write data into the memory, or read data from the memory.

The schematics on pages 8 and 9 show the address circuitry along with the other Econoram VII circuitry. Each memory IC requires 12 address bits (A0-A11) to access any one of the 4096 bits available in the IC. These address bits are generated by the CPU and are buffered by a number of inverters. After buffering, a particular address is presented to all IC address selection pins. However, we additionally need to select which particular row of ICs is to react to the given address. This requires 4 more address bits (A12-A15), which are decoded and used to enable the desired row of ICs (note row markings along the right hand side of the memory array).

When data is to be written into memory, it first passes through 8 inverting buffers before being put on the data pins of the RAMs (buffering prevents loading of the data buss). Data to be read on to the data buss from memory passes through 8 TRI-STATE* inverting buss drivers; when data is not being read on to the buss, the outputs of these inverters are in a high-impedance or "disconnected" state.

An unfortunate fact of life is that logic ICs generate switching transients that travel along the power supply lines. If these transients work their way into the logic circuitry, problems can appear. To prevent such occurances, bypass capacitors are tied across the power lines at regular intervals in the memory array and at every support IC.

This board is guaranteed to operate at 4MHz over the full temperature range (0° - 70° C ambient) and to draw less than 2500 mA (2.5 amps). Our typical measured currents were less than 1210 mA at cold start-up, rapidly decreasing to around 1600-1900 mA, depending on the surrounding temperature. We have heard similar reports from the people already using these boards.


It is interesting to note that static RAM technology has progressed to the point that this high-performance static RAM board is comparable in cost and power consumption to dynamic memory boards.


THANK YOU

This board is the result of much time, work and experience on the part of a number of people.

We strive for a board that doesn't just work the first time, but continues to give reliable operation for a long time. If we can be of any help to you in applying this board, or if you have any questions, please let us know. As always, we solicit your comments, letters, and new product suggestions.

HAPPY COMPUTING!





Part 3 of 3

