ALTAIR 8800 -----

MANUAL & SCHEMATICS ...

TABLE OF CONTENTS

INTRODUCTION
CPU BOARD OPERATION
DISPLAY/CONTROL BOARD OPERATION 5
1K STATIC MEMORY BOARD OPERATION 7
POWER SUPPLY OPERATION9
8800 SYSTEM BUS STRUCTURE 10
SCHEMATICS

© MITS, Inc., 1975
PRINTED IN U.S.A.



INTRODUCTION

The ALTAIR 8800 computer system is designed around Intel's 8080 microprocessor. The Intel 8080 is a complete central processing unit (CPU) on a single LSI chip using n-channel silicon gate MOS technology. This chip uses a separate 16-line address and 8-line bidirectional data bus configuration to greatly simplify design.

The ALTAIR 8800 uses a 100 line bus structure for data transfer between the CPU and memory or I/O devices. This bus structure contains all of the data and address lines, along with the unregulated supply voltages and all control and status signal lines. Cards other than the CPU will have control of the bus only when addressed by the CPU.

The schematic diagrams for the ALTAIR system are located at the end of this section. Specific schematics will be referred to in each particular section of the theory of operation.

On the schematics for each particular board components are identified by letters for the integrated circuits (A, B, C, etc.), and letters and numbers for the resistors and capacitors (R1, R2, C1, C2, etc.). Specific pins on the IC's are identified by numbers external to the symbol for that particular IC. The boxed numbers next to signal lines with arrows that exit or enter a given schematic refer to the bus number for those signals. Other notations on the schematics are self-explanatory.

CPU BOARD OPERATION

The 8800 CPU Board is the "heart" of the ALTAIR system. This board contains the 8080 microprocessor chip, bus drivers, the system clock, miscellaneous gating logic and the system status latch.

Refer to the following schematics for the CPU Board operation: $880\mbox{-}101\,,$ $880\mbox{-}102\mbox{ and }880\mbox{-}103\,.$

BUS DRIVERS

All signals entering or leaving the CPU Board are buffered using 8T97 tristate drivers. These signals include: 16 address lines through IC's B, C and 4 gates of D; 8 data output lines through IC E and 2 gates of D; 8 data input lines through IC F and 2 gates of H.

The terms "in" and "out" are always defined with respect to the processor. Note that the 8080 bidirectional bus is split at the processor into an input and an output data bus.

The <u>address</u> and data <u>out</u> drivers (IC's B, C, D and E) can be disabled using the \overline{ADDR} \overline{DSBL} and \overline{DO} \overline{DSBL} bus signals through 2 of the gates of IC M. The data in drivers (IC F and 2 gates of H) are enabled under control of the processor through one gate of IC R, etc. (see schematic).

The 8 status output signals are buffered using 8T97's (4 gates of G and 4 gates of H). These signals are SINTA, SWO, SSTACK, SHLTA, SOUT, SMI, SINP, and SMEMR. The $\overline{\text{STATUS DSBL}}$ signal can be used to disable these outputs.

The 6 command/control output signals are also buffered using an 8T97 (IC J). These signals are SYNC, DBIN, WAIT, WR, HLDA, and INTE. The $\overline{\text{C/C DSBL}}$ signal can be used to disable these outputs.

The 4 command/control input signals (READY, HOLD, INT and RESET) are buffered using 4 gates of the 8T97 IC I. Note that the PRDY and $\overline{\text{PHOLD}}$ signals are synchronized to the leading edge of the $\emptyset 2$ clock. This is required since the transition of either of these signals during the second half of $\emptyset 2$ will cause the processor to enter an undefined state.

SYSTEM CLOCK

The ALTAIR 8800 system clock employs a standard TTL oscillator (IC P) with a 2.000 MHz crystal as the feedback element. The correct pulse widths and separations for the two phases are obtained using the dual single-shots (IC Q) and the delay circuit (R43 and C6). The 8080 processor requires a 12 voit swing on the clock. This is accomplished using a 7406 driver (IC N). TTL clock levels are sent to the system bus using 8T97 drivers (2 gates of IC I). The $\overline{\text{CLOC}}$ signal is sent to the system bus through one gate of the 8T97 IC G.

GATING LOGIC

The only external gating logic on the CPU Board consists of IC 0 (3 gates) and IC R (1 gate). If we define the output on IC 0 pin 13 to be G1 ENB (Data Input Enable), then:

G1 ENB = (DBIN + HLDA) • (RUN + SS) *

Further, if we define G1 DSB = $\overline{G1}$ \overline{ENB} ; then the output of IC R pin 8, which is the disable input for the input data drivers, is:

G1 DSB, as can be seen from the schematic, is a processor generated signal. When the 8080 is ready for input data, it will allow G1 DSB to go low thus enabling the input data drivers.

 $\overline{\text{SSW DSB}}$ is a signal generated on the Display/Control Board. This signal is used to disable the input data drivers when an input from the sense switches (device address 3778) takes place.** This is necessary since the sense switch inputs are tied directly to the bidirectional data bus at the processor.

SYSTEM STATUS LATCH

The system status latch consists of IC K (8212). At the start of each machine cycle the processor places the system status on the bidirectional data bus. When SYNC and $\emptyset 1$ are coincident, this data is latched by IC K and remains latched for the remainder of the machine cycle.

^{*}In these notations, + means or, and • means and.

^{**}This address is listed in octal format. It is the same as the decimal address "255" listed in the assembly manual.

DISPLAY/CONTROL BOARD OPERATION

The 8800 Display/Control Board provides the operator with RUN/STOP and Single Step control of the processor. It also allows him to examine and modify the contents of any location in memory using the front panel switches.

Refer to the following schematics for the Display/Control Board operation: $880-104,\ 880-105$ and 880-106.

The primary function of the D/C Board is controlling the ready line (PRDY), or a combination of the PRDY and the bidirectional data bus, to allow the above functions to be performed. Control of the PRDY line is exercised at IC 0 (7430). The output of IC 0 pin 8 (PRDY) logically appears:

PRDY = RUN + SS + EXM + EXM NXT *

For the ready line to be released one of these inputs to IC 0 must go high. The circuitry preceding IC 0 will insure that only one of these signals is high at any given time.

RUN/STOP

The RUN/STOP circuit consists of an R-S flip-flop and gating to establish the stop condition. The RUN/STOP flip-flop exercises control over PRDY as described above through its Q output. The gating insures that a STOP will occur when DO5, Q2 and PSYNC are true and the STOP switch is depressed.

SS

The Single Step circuit consists of a dual single shot (IC M) for debounce and the SGL STP flip-flop (R-S type). When the machine is in a stopped mode, depressing the SS switch will set the SGL STP flip-flop. (The machine must be stopped for any of the front panel switches except RESET to be active.) This allows PRDY to go high. The machine will execute one machine cycle and PSYNC, on the next cycle, will reset the SGL STP flip-flop. This will pull PRDY low, stopping the machine.

EXM

The Examine circuit consists of a dual single shot (IC L) for debounce, a 2-bit counter (IC J), the top 3 sets of 7405's on schematic 880-106 (IC's A, B, C and 2 gates of D), and some gating.

* In this notation, + means or.

When the Examine switch is depressed the counter (IC J) is started. On the first count, a jump instruction (JMP 303) is strobed directly onto the bidirectional data bus at the processor. This is accomplished by enabling 2 gates of IC C and 2 gates of IC D through the output pin 6 of one gate of IC T. These open collecter gates then pull down data lines D2, D3, D4 and D5. This puts a 303 on the data bus, which is the code for a JMP.

On the second count, the settings of switches SA 0 through SA 7 are strobed onto the data bus in a similar manner to the JMP instruction through IC A and 2 gates of B. This provides the first byte of the JMP address.

The third count strobes the settings for switches SA 8 through SA 15 onto the bus. This provides the second byte of the JMP address. The processor will then execute the JMP to the location set on the switches SA 0 through SA 15, allowing the examination of the contents of that particular memory location.

The fourth count resets the counter and pulls the EXM line low, which in turn pulls PRDY low and stops the processor.

EXM NXT

Examine Next operates in the same manner as Examine, except a NOP is strobed onto the data lines through 4 gates of IC D and 4 gates of IC E. This causes the processor to step the program counter.

DEP

The Deposit circuit places a write pulse on the MWRITE line and enables the switches SA 0 through SA 7. This causes the contents of these eight switches to be stored in the memory location currently addressed.

DEP NXT

The Deposit Next circuit simply causes a sequential operation of the ${\sf EXM}$ NXT and the DEP circuits.

1K STATIC MEMORY BOARD OPERATION

The $8800~\rm lK$ Static Memory Board is designed around the Intel $8101~256~\rm X$ 4 bit static RAM. Two of these RAM's provide 256 8-bit bytes of memory. The board may be configured with a minimum of two 8101's (256 bytes) and may be expanded in increments of 256 bytes by adding pairs of 8101's up to 1024 bytes.

In addition to the RAM's, the board includes 4 circuit units: Address Decoding, Processor Slow Down Circuit, Memory Protect Circuit and Buffers and Buffer Disabling Gating.

Refer to the following schematics for the 1K Static Memory Board operation: $880\text{-}107\ \&\ 880\text{-}108$.

ADDRESS DECODING

The address decoding circuitry is in the lower left corner of schematic 880-107. Address bits AlO through Al5 are used to select a particular lK of memory, using IC A and IC B. By patching the inputs of IC B to either the "l" or "0" address inputs for AlO through Al5 a board can be assigned any address for a lK block from 0 to 63.

Address bits A9 and A8 are used to select a particular 256 bytes within the 1K on the board. The gating (IC D, IC F, 2 gates of IC C and 4 gates of IC E) forms a standard 2 to 4 line decoder.

PROCESSOR SLOW DOWN CIRCUIT

Since the 8101 RAM's require 850 nanoseconds for stable data on a read output, it is necessary to insert 2 wait cycles (lus) when the processor reads data from memory.

This is accomplished by IC K, 2 gates of IC N and 1 gate of IC C. This circuit causes the output from pin 8 of IC K to go low for approximately 2 clock cycles starting with PSYNC. If the lK card has been addressed, and the processor is in a memory read cycle, two of the drivers of IC H will be enabled. This will transmit the low from IC K pin 8 to PRDY on the bus; which will in turn cause the processor to wait for lus for the data from memory to stabilize.

MEMORY PROTECT CIRCUIT

The Memory Protect circuit consists of an R-S flip-flop (IC L) which can be set or reset by the PROT and UNPROT lines from the system bus when the card is addressed (CE is true).

When the flip-flop is set the pin 11 output of IC N is disabled and MWRITE pulses from the bus cannot get to the 8101's. A status signal, \overline{PS} , is returned to the front panel display via the system bus to indicate when the protect flip-flop for a particular memory card is set.

BUFFERS

The output drivers on the 1K board are 8T97 tri-state drivers (IC's J & H). Gating for enabling and disabling these drivers is accomplished with IC G and 1 gate of IC C.

The logic for this is as follows: *

$$\overline{G2} = SINP + SOUT + \overline{CE}$$

OR

G2 = SINP • SOUT • CE

AND

 $\overline{G1} = \overline{SMEMR} + \overline{CE}$

OR

G1 = SMEMR • CE

^{*} In this notation + means "or" and • means "and".

POWER SUPPLY OPERATION

The 8800 Power Supply provides two +8 and + & - 16 volts to the system bus and the display/control board. These voltages are unregulated until they reach the individual cards. Each separate card has all the necessary regulation for its own operation.

Refer to schematic 880-109 for the Power Supply operation.

Transformer T1 provides +8 volts unregulated to the system bus. This voltage is rated at 8 Amps. All boards except the display/control board use this supply for their regulated +5 volts.

Transformer T2 provides two unregulated voltages; +8 volts rated at 1 \mbox{Amp} for the display/control board, and +16 rated at .8 \mbox{Amps} to the system bus.

Transformer T3 provides the -16 volt supply rated at .3 Amps to the system bus.

All of the AC and DC voltages are wired to a terminal block for distribution to the other boards.

8800 SYSTEM BUS STRUCTURE

The 8800 system bus structure consists of 100 lines. These are arranged 50 on each side of the plug-in boards. Refer to drawing # 880--110 for the following explanation.

The following general rules apply to the 8800 system bus:

SYMBOLS: "P" prefix indicates a processor command/control

signal

"S" prefix indicates a processor status signal

LOADING: All inputs to a card will be loaded with a maximum of 1 TTL low power load.

LEVELS: All bus signals except the power supply are TTL

No.	SYMBOL	NAME	FUNCTION
1	+ 8 V	+8 volts	Unregulated input to 5v regulators
2	+16V	+16 volts	Positive unregulated voltage
3	XRDY	External Ready	For special applications: Pulling this line low will cause the processor to enter a WAIT state and allows the status of the normal Ready line (PRDY) to be examined
4	VIO	Vectored Interrupt Line #0	
5	VII	Vectored Interrupt Line #1	
6	VI2	Vectored Interrupt Line #2	
7	VI3	Vectored Interrupt Line #3	
8	V14	Vectored Interrupt Line #4	

<u>No.</u>	SYMBOL	NAME	FUNCTION
9	VI5	Vectored Interrupt Line #5	t
10	VI6	Vectored Interrupt Line #6	
11	V17	Vectored Interrupt Line #7	:
12 to 17	TO BE DIFINED		
18	STA DSB	STATUS DISABLE	Allows the buffers for the 8 status lines to be tri-stated
19	C/C DSB	COMMAND/CONTROL DISABLE	Allows the buffers for the 6 output command/control lines to be tri-stated
 20	UNPROT	UNPROTECT	Input to the memory protect flip-flop on a given memory board
21	SS	SINGLE STEP	Indicates that the machine is in the process of performing a single step
22	ADD DSB	ADDRESS DISABLE	Allows the buffers for the 16 address lines to be tri-stated
23	DO DSB	DATA OUT DISABLE	Allows the buffers for the 8 data output lines to be tri-stated
24	Q 2	Phase 2 Clock	
25	6 1	Phase 1 Clock	
26	PHLDA		Processor command/control output signal which appears in response to the HOLD signal; indicates that the data and address bus will go to the high impedance state

DI7

43

	BOZ DELINI	ITON		
No.	SYMBOL		NAME	FUNCTION
27	TIAWA		WAIT	Processor command/control output signal which acknowledges that the processor is in a WAIT state
28	PINTE		INTERRUFT ENABLE	Processor command/control output signal indicating interrupts are enabled: indicates the content of the CPU internal interrupt flipflop; F-F may be set or reset by EI and DI instruction and inhibits interrupts from being accepted by the CPU if it is reset
29	A5		Address Line #5	
30	A4		Address Line #4	
31	А3		Address Line #3	
32	A15		Address Line #15	
33	A12		Address Line #12	
34	А9		Address Line #9	
35	D01		Data Out Line #1	
36	D00		Data Out Line #0	
37	A10		Address Line #10	
38	D04		Data Out Line #4	
39	D05		Data Out Line #5	
40	D06		Data Out Line #6	
41	DI2		Data In Line #2	
42	DI3		Data In Line #3	

Data In Line #7


	No.	SYMBOL	NAME	FUNCTION
	44	SM1	M1	Status output signal that indicates that the processor is in the fetch cycle for the first byte of an instruction
	45	SOUT	OUT	Status output signal which indicates that the address bus contains the address of an output device and the data bus will contain the output data when PWR is active
	46	SINP	INP	Status output signal which indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when PDBIN is active
	47	SMEMR	MEMR	Status output signal which in- dicates that the data bus will be used for memory read data
	48	SHLTA	HLTA	Status output signal which acknowledges a HALT instruction
	49	CLOCK	CLOCK	Inverted output of the 2MHz oscillator that generates the 2 phase clock
	50	GND	GROUND	
	51	+8V	+8 volts	Unregulated input to 5v regulators
	52	-16V	-16 volts	Negative unregulated voltage
	53	SSW DSB	SENSE SWITCH DISABLE	Disables the data input buffers so the input from the sense switches may be strobed onto the bidirectional data bus right at the processor
,	54	EXT CLR	EXTERNAL CLEAR	Clear signal for I/O devices (front panel switch closure to ground)


No.	SYMBOL		NAME	FUNCTION
55 to 67	TO BE [DEFINED		
68	MWRT		MEMORY WRITE	Indicates that the current data on the Data Out Bus is to be written into the memory location currently on the address bus
69	PS		PROTECT STATUS	Indicates the status of the memory protect flip-flop on the memory board currently addressed
70	PROT		PROTECT	Input to the memory protect flip- flop on the memory board currently addressed
71	RUN		RUN	Indicates that the RUN/STOP flip-flop is Reset
72	PRDY		READY	Processor command/control input that controls the run state of the processor; if the line is pulled low the processor will enter a wait state until the line is released
73	PINT		INTERRUPT REQUEST	The processor recognizes an inter- rupt request on this line at the end of the current instruction or while halted. If the processor is in the HOLD state or the Interrupt Enable flip-flop is reset, it will not honor the request.
74	PHOLD		HOLD	Processor command/control input signal which requests the processor to enter the HOLD state; allows an external device to gain control of address and data buses as soon as the processor has completed its use of these buses for the current machine cycle


BUS						

No.	SYMBOL	NAME	FUNCTION
75	PRESET	RESET	Processor command/control input; while activated the content of the program counter is cleared and the instruction register is set to 0
76	PSYNC	SYNC	Processor command/control output provides a signal to indicate the beginning of each machine cycle
77	PWR	WRITE	Processor command/control output used for memory write or I/O output control: data on the data bus is stable while the PWR is active
78	PDBIN	DATA BUS IN	Processor command/control output signal indicates to external cir- cuits that the data bus is in the input mode
7 9	AO	Address Line #0	
80	A1	Address Line #1	
81	A2	Address Line #2	
82	A6	Address Line #6	
83	A7	Address Line #7	
84	A8	Address Line #8	
85	A13	Address Line #13	
86	A14	Address Line #14	
87	A11	Address Line #11	
88	D02	Data Out Line #2	
89	D03	Data Out Line #3	
90	D07	Data Out Line #7	
91	DI4	Data In Line #4	


No.	SYMBOL	NAME	FUNCTION
92	DI5	Data In Line #5	
93	D16	Data In Line #6	
94	DII	Data In Line #1	
95	DIO	Data In Line #0	
96	SINTA	INTA	Status output signal to acknow- ledge signal for INTERRUPT re- quest
97	SWO	WO	Status output signal indicates that the operation in the cur- rent machine cycle will be a WRITE memory or output function
98	SSTACK	STACK	Status output signal indicates that the address bus holds the pushdown stack address from the Stack Pointer
99	POC	Power-On Clear	
100	GND	GROUND	











i i i			
:			
i i			
: 			ı















U U U










		Section
		And the state of t
		many first spring and spring from the second springs of the second
		Andrews Common C
		e see e e e e e e e e e e e e e e e e e
		:
		NA A POLIT










	To the state of th
	THE REAL PROPERTY OF THE PROPE
	and the control of th
	THE PROPERTY OF THE PROPERTY O
	C











		1	
		in the state of th	
		5	
		and the second	
		1,000	












	-
	-
	·
	Abbeit



J J

OCTAL PROGRAM SET 8800

RETU		STACK	INPUT	MACHINE	ADD PAIRS
RET RNZ RZ	370 300 377	POP B 301 POP H 341	IN 333 B2 TPUT	HLT 166 NOP 000 DI 363	DAD B 011 DAD D 031 DAD H 051
RNC RC	320 320	367 B 377 202 B HZU9	OUT 323	EI 373 SHIFTS	DAD SP [17] SET PAIRS
RP0 RPE RP	340 350 360	245 M2 HZU9 245 W2 HZU9 246 W2 HZU9	XCHG 353 XTHL 343 ZPHL 371	RLC 007 RRC 017	500 8 XATZ 550 C XATZ
RM	370	1 0311 30 363	PCHL 353	RAL 027 RAR 037	FDAX D 035

B2					
JMP 303			MULATOR	LOAD IMM	ED PAIR
B3 <> B3 <> INCREMENT ± ANI 34L B3 <> JAN SEC STATE OF S	MP 303 303 303 303 303 303 304 305 305 307 307 308 307 308 308 308 308 308 308 308 308	ADDR r 202	30L < > > 31L < > > 32L < > > 33L < > > 34L < > > 35L < > > 37L < > >	B2 B3 LXI B CX D CX	001 < > > 023 < > > 041 < > > 043 043 043 043 043 043 043 043



ALTAIR 8800 OPERATOR'S MANUAL

TABLE OF CONTENTS

PART ONE: Introduction2
(Logic, Electric Logic, Number Systems, The Binary System, The Octal System, Computer Programming, A Simple Program, Computer Languages)
PART TWO: Organization of the Altair19
(Central Processing Unit, Memory, Clock, Input/Output)
PART THREE: Operation of the Altair28
(Front Panel Switches and LED's, Loading a Sample Program, Using the Memory, Memory Addressing, Operating Hints)
PART FOUR: Altair 8800 Instruction Set42
(Command Instructions, Single Register Instructions, Register Pair Instructions, Rotate Accumulator Instructions)
APPENDIX: Instruction List
© MITS, Inc., 1975
MITS NC "Creative Electronics"

PRINTED IN U.S.A.

6328 LINN, N.E., P.O. BOX 8636, ALBUQUERQUE, N.M. 87108 U.S.A. 505/265-7553

Remarkable advances in semiconductor technology have made possible the development of the ALTAIR 8800, the most economical computer ever and the first available in both kit and assembled form. The heart of the ALTAIR 8800 is Intel Corporation's Model 8080 Microcomputer, a complete Central Processing Unit on a single silicon chip. Fabricated with N-channel large scale integrated circuit (LSI) metal-oxide-semiconductor (MOS) technology, Intel's 8080 Microcomputer on a chip represents a major technological breakthrough.

This operating manual has been prepared to acquaint both the novice and the experienced computer user in the operation of the $ALTAIR\ 8800$. The computer has 78 machine language instructions and is capable of performing several important operations not normally available with conventional minicomputers. After reading this manual, even a novice will be able to load a program into the $ALTAIR\ 8800$.

Users of the ALTAIR 8800 include persons with a strong electronics background and little or no computer experience and persons with considerable programming experience and little or no electronics background. Accordingly, this manual has been prepared with all types of users in mind. Part I of the manual prepares the user for better understanding computer terminology, technology, and operation with an introduction to conventional and electronic logic, a description of several important number systems, a discussion of basic programming, and a discourse on computer lanquages.

Parts 2 and 3 in the manual describe the organization and operation of the ALTAIR 8800. Emphasis is placed on those portions of the computer most frequently utilized by the user. Finally, Part 4 of the manual presents a detailed listing of the ALTAIR 8800's 78 instructions. An Appendix condenses the instructions into a quick reference listing.

Even if you have little or no experience in computer operation and organization, a careful reading of this manual will prepare you for operating the $ALTAIR\ 8800$. As you gain experience with the machine, you will soon come to understand its truly incredible versatility and data processing capability. Don't be discouraged if the manual seems too complicated in places. Just remember that a computer does only what its programmer instructs it to do.

A. LOGIC

George Boole, a ninteenth century British mathematician, made a detailed study of the relationship between certain fundamental logical expressions and their arithmetic counterparts. Boole did not equate mathematics with logic, but he did show how any logical statement can be analyzed with simple arithmetic relationships. In 1847, Boole published a booklet entitled Mathematical Analysis of Logic and in 1854 he published a much more detailed work on the subject. To this day, all practical digital computers and many other electronic circuits are based upon the logic concepts explained by Boole.

Boole's system of logic, which is frequently called Boolean algebra, assumes that a logic condition or statement is either true or false. It cannot be both true and false, and it cannot be partially true or partially false. Fortunately, electronic circuits are admirably suited for this type of dual-state operation. If a circuit in the ON state is said to be true and a circuit in the OFF state is said to be false, an electronic analogy of a logical statement can be readily synthesized.

With this in mind, it is possible to devise electronic equivalents for the three basic logic statements: AND, OR and NOT. The AND statement is true if and only if either or all of its logic conditions are true. A NOT statement merely reverses the meaning of a logic statement so that a true statement is false and a false statement is true.

It's easy to generate a simple equivalent of these three logic statements by using on-off switches. A switch which is ON is said to be true while a switch which is OFF is said to be false. Since a switch which is OFF will not pass an electrical current, it can be assigned a numerical value of 0. Similarly, a switch which is ON does pass an electrical current and can be assigned a numerical value of 1.

We can now devise an electronic equivalent of the logical AND statement by examining the various permutations for a two condition AND statement:

CONDITIONS	CONCLUSION
(Inputs)	(Output)
1. True AND True	True
2. True AND False	False
3. False AND True	False
4. False AND False	False

CONDITIONS	CONCLUZION		
(ON-OFF)	(OUTPUT)		
1>	1		
2	0		
3	0		
4.	0		

Similarly, the numerical equivalents of these permutations is:

CONDITIONS	CONCLUSION
(Inputs)	(Output)
1. 1 AND 1	. 1
2. 1 AND 0	0
3. 0 AND 1	0
4. 0 AND 0	0

Digital design engineers refer to these table of permutations as $\frac{truth\ tables}{conditions\ is}$. The truth table for the AND statement with two $\frac{truth\ tables}{truth\ tables}$ usually presented thusly:

А	В	OUT
1	1	7
0	1	0
1	0	0
0	0	0

FIGURE 1-1. AND Function Truth Table

It is now possible to derive the truth tables for the OR and NOT statements, and each is shown in Figures 1-2 and 1-3 respectively.

Α	В	OUT		
7	1	1		
0	1	1		
1	0	1		
0	0	0		

FIGURE 1-2. OR Function Truth Table

Α	OUT
1	0
0	1

FIGURE 1-3. NOT Function Truth Table

6

All three of the basic logic functions can be implemented by relatively simple transistor circuits. By convention, each circuit has been assigned a symbol to assist in designing logic systems. The three symbols along with their respective truth tables are shown in Figure 1-4.

FIGURE 1-4. The Three Main Logic Symbols

The three basic logic circuits can be combined with one another to produce still more logic statement analogies. Two of these circuit combinations are used so frequently that they are considered basic logic circuits and have been assigned their own logic symbols and truth tables. These circuits are the NAND (NOT-AND) and the NOR (NOT-OR). Figure 1-5 shows the logic symbols and truth tables for these circuits.

A	NAN	<u> </u>	OUT	A —	No	R)0-	- 0UT
Α	В	OUT		· A	В	OUT	
0	0	1		0	Õ	1	
0	1	1		0	ĭ	ò	
]	0	1		1	0	Ō	
ı	1	- 0		1	1	Λ	

FIGURE 1-5. The NAND and NOR Circuits

Three or more logic circuits make a logic system. One of the most basic logic systems is the EXCLUSIVE-OR circuit shown in Figure 1-6.




FIGURE 1-6. The EXCLUSIVE-OR Circuit

The EXCLUSIVE-OR circuit can be used to implement logical functions, but it can also be used to add two input conditions. Since electronic logic circuits utilize only two numerical units, O and l, they are compatible with the binary number system, a number system which has only two digits. For this reason, the EXCLUSIVE-OR circuit is often called a binary adder.

Various combinations of logic circuits can be used to implement numerous electronic functions. For example, two NAND circuits can be connected to form a bistable circuit called a flip-flop. Since the flip-flop changes state only when an incoming signal in the form of a pulse arrives, it acts as a short term memory element. Several flip-flops can be cascaded together to form electronic counters and memory registers.

Other logic circuits can be connected together to form monostable and astable circuits. Monostable circuits occupy one of two states unless an incoming pulse is received. They then occupy an opposite state for a brief time and then resume their normal state. Astable circuits continually switch back and forth between two states.

C. NUMBER SYSTEMS

Probably because he found it convenient to count with his fingers, early man devised a number system which consisted of ten digits. Number systems, however, can be based on any number of digits. As we have already seen, dual-state electronic circuits are highly compatible with a two digit number system, and its digits are termed bits (binary digits). Systems based upon eight and sixteen are also compatible with complex electronic logic systems such as computers since they provide a convenient shorthand method for expressing lengthy binary numbers.

D. THE BINARY SYSTEM

Like virtually all digital computers, the $\it ALTAIR~8800$ performs nearly all operations in binary. A typical binary number processed by the computer incorporates 8-bits and may appear as: 10111010. A fixed length binary number such as this is usually called a word or byte, and computers are usually designed to process and store a fixed number of words (or bytes).

A binary word like 10111010 appears totally meaningless to the novice. But since binary utilizes only two digits (bits), it is actually much simpler than the familiar and traditional decimal system. To see why, let's derive the binary equivalents for the decimal numbers from 0 to 20. We will do this by simply adding 1 to each successive number until all the numbers have been derived. Counting in any number system is governed by one basic rule: Record successive digits for each count in a column. When the total number of available digits has been used, begin a new column to the left of the first and resume counting.

Counting from 0 to 20 in binary is very easy since there are only two digits (bits). The binary equivalent of the decimal 0 is 0. Similarly, the binary equivalent of the decimal 1 is 1. Since both available bits have now been used, the binary count must incorporate a new column to form the binary equivalent for the decimal 2. The result is 10. (Incidentally, ignore any resemblance between binary and decimal numbers. Binary 10 is not decimal 10!) The binary equivalent of the decimal number 3 is 11. Both bits have been used again, so a third column must be started to obtain the binary equivalent for the decimal number 4 (100). You should now be able to continue counting and derive all the remaining binary equivalents for the decimal numbers 0 to 20:

DECIMAL	BINARY
0	0
1	1
2	10
3	11

DECIMAL	BINARY
4	100
5	101
6	110
7	111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111
16	10000
17	10001
18	10010
19	10011
20	10100

A simple procedure can be used to convert a binary number into its decimal equivalent. Each bit in a binary number indicates by which power of two the number is to be raised. The sum of the powers of two gives the decimal equivalent for the number. For example, consider the binary number 10011:

$$10011 = [(1x2^{4}) + (0x2^{3}) + (0x2^{2}) + (1x2^{1}) + (1x2^{0})]$$

$$= [(16) + (0) + (0) + (2) + (1)]$$

$$= 19$$

E. THE OCTAL SYSTEM

Since the binary system has only two bits, it doesn't take long to accumulate a long string of Os and ls. For example, a six-digit decimal number requires 19 bits.

Lengthy binary numbers can be simplified by dividing them into groups of three bits and assigning a decimal equivalent to each 3-bit group. Since the highest 3-bit binary number corresponds to the decimal 7, eight combinations of 0s and 1s are possible (0-7).

The basic ALTAIR 8800 accepts a binary input, and any binary number loaded into the machine can be simplified into octal format. Of course the octal numbers must be changed back to binary for entry into the computer, but since only eight bit patterns are involved the procedure is both simple and fast. A typical binary instruction for the ALTAIR 8800 is: 11101010. This instruction can be converted to octal by first dividing the number into groups of three bits beginning with the least significant bit: 11 101 010. Next, assign the decimal equivalent to each of the three bit patterns:

11 101 010 3 5 2

Therefore, 11 101 010 in binary corresponds to 352 in octal. To permit rapid binary to octal conversion throughout the remainder of this manual, most binary numbers will be presented as groups of three bits.

F. COMPUTER PROGRAMMING

As will become apparent in Part 2, the Central Processing Unit (CPU) of a computer is essentially a network of logic circuits and systems whose interconnections or organization can be changed by the user. The computer can therefore be thought of as a piece of variable hardware. Implementation of variations in a computer's hardware is achieved with a set of programmed instructions called software.

The software instructions for the ALTAIR 8800 must be loaded into the machine in the form of sequential 8-bit words called <u>machine language</u>. This and other more advanced computer <u>languages</u> will be discussed later.

The basics of computer programming are quite simple. In fact, often the most difficult part of programming is defining the problem you wish to solve with the computer. Below are listed the three main steps in generating a program:

- 1. Defining the Problem
- 2. Establishing an Approach
- 3. Writing the Program

Once the problem has been defined, an approach to its solution can be developed. This step is simplified by making a diagram which shows the orderly, step-by-step solution of the problem. Such a diagram is called a <u>flow diagram</u>. After a flow diagram has been made, the various steps can be translated into the computer's language. This is the easiest of the three steps since all you need is a general understanding of the instructions and a list showing each instruction and its machine language equivalent.


The ALTAIR 8800 has an extensive programming capability. For example, a program can cause data to be transferred between the computer's memory and the CPU. The program can even cause the computer to make logical decisions. For example, if a specified condition is met, the computer can jump from one place in the program to any other place and continue program execution at the new place. Frequently used special purpose programs can be stored in the computer's memory for later retrieval and use by the main program. Such a special purpose program is called a

subroutine. The $\it ALTAIR~8800$ instructions are described in detail in Part 4 of this manual.

G. A SIMPLE PROGRAM


Assume you wish to use the <code>ALTAIR 8800</code> to add two numbers located at two different memory locations and store the result elsewhere in the memory. Of course this is a very simple problem, but it can be used to illustrate several basic programming techniques. Here are the steps used in generating a program to solve this problem:

- l. Define the Problem--Add two numbers located in memory and store the result elsewhere in memory.
- 2. Establish an Approach--A flow diagram can now be generated:



1!

3. Write the Program--Translating the flow diagram into a language or format suitable for use by the computer may seem complicated at first. However, a general knowledge of the computer's organization and operation makes the job simple. In this case, the four part flow diagram translates into five separate instructions:



These instructions may seem meaningless now, but their meaning and application will become much clearer as you proceed through this manual. For example, the need for the extra instruction (MOV) will become more obvious after you learn that the computer must temporarily store the first number retrieved from memory in a special CPU memory called a register. The first number is stored in the register until it can be added to the second number.

H. COMPUTER LANGUAGES

The software for any computer must be entered into the machine in the form of binary words called machine language. Machine language programs are generally written with the help of mnemonics which correspond to the bit patterns for various instructions. For example, 10 000 111 is an add instruction for the $ALTAIR\ 8800$ and the corresponding mnemonic is ADD A. Obviously the mnemonic ADD A is much more convenient to remember than its corresponding machine language bit pattern.

Ultimately, however, the machine language bit pattern for each instruction must be entered into the computer one step at a time. Some instructions may require more than one binary word. For example, an $ALTAIR\ 8800$ instruction which references a memory address such as JMP requires one word for the actual instruction and two subsequent words for the memory address.

Machine language programs are normally entered into the ALTAIR~8800 by means of the front panel switches. A computer terminal can be used to send the mnemonics signal to the computer where it is converted into machine language by a special set of instructions (software) called an assembler.

Even more flexibility is offered by a highly complex software package called a <u>compiler</u> which converts higher order mnemonics into machine <u>language</u>. Higher order mnemonics are a type of computer language shorthand which automatically replace as many as a dozen or more machine language instructions with a single, easily recognized mnemonic. Advanced computer languages such as FORTRAN, BASIC, COBAL, and others make use of a compiler.

The higher computer languages provide a great deal of simplification when writing computer programs, particularly those that are lengthy. They are also very easy to remember. The potential versatility of machine language pro-

gramming should not be underestimated, however, and an excellent way to realize the full potential of a higher language is to learn to apply machine language.

PART 2 ORGANIZATION OF THE ALTAIR 8800

A block diagram showing the organization of the $\it ALTAIR$ 8800 is shown in Figure 2-1. It is not necessary to understand the detailed electronic operation of each part of the computer to make effective use of the machine. However, a general understanding of each of the various operating sections is important.





FIGURE 2-1



A. CENTRAL PROCESSING UNIT (CPU)

The Central Processing Unit (CPU) performs all arithmetic calculations, makes all logical decisions, controls access to the computer by input and output devices, stores and retrieves data from the memory, and coordinates the orderly execution of a program. The CPU is quite literally the heart of the computer.

Of course it is important to remember that the CPU is only as intelligent as the programmer, for the CPU must be instructed in precise terms just how to perform a particular operation. But since the CPU in the $ALTAIR\ 8800$ can execute a complete instruction cycle in only 2 microseconds*, the computer can solve a highly complex problem in an incredibly brief time. In fact, the $ALTAIR\ 8800$ can execute a six instruction addition program approximately 30,000 times in one second.

The compact size and economy of the <code>ALTAIR 8800</code> is in large part due to the CPU. Thanks to large scale integrated circuit techniques (LSI), the CPU used in the <code>ALTAIR 8800</code> is fabricated on a tiny silicon chip having a surface area of only a fraction of an inch. This chip, the Intel 8080, is installed in a protective dual-in-line mounting package having 40 pins.

The CPU is by far the most complex portion of the <code>ALTAIR</code> 8800. A complete block diagram of the CPU is shown in Figure 2-2, and while it is not necessary to possess a detailed understanding of this diagram it is important to understand the role of some of the CPU's more important systems. The interrelationship of each of these systems and their contribution to the operation of the CPU will then become more obvious.

1. TIMING AND CONTROL--The timing and Control System receives timing signals from the clock and distributes them to the appropriate portions of the CPU in order to insure coordinated instruction execution. The Timing and Control System also activates several front panel status indicators (HOLD, WAIT, INTE, STACK, OUT, IN, INP, MI MENR, HLTA, WO, INT).


*A microsecond is one millionth of a second.

- 2. INSTRUCTION REGISTER--Binary machine language instructions are temporarily stored in the Instruction Register for decoding and execution by the CPU.
- 3. ARITHMETIC--The Arithmetic System performs both binary and decimal arithmetic. All arithmetic operations are performed by addition. Multiplication is implemented by repetitive addition. Subtraction and division are implemented by inverse addition.

4. WORKING REGISTERS--The CPU contains seven 8-bit Working Registers. The most important of these is the Accumulator, the register into which the results of many operations are eventually loaded. In addition to acting as a primary storage point for results of many program operations, numerous arithmetic and logical operations can be performed with the Accumulator and any specified register or memory address.

The six remaining registers, which are arranged in pairs to permit 16-bit operation when necessary, are "scratch-pad" registers. This simply means they are used to store temporary data or addresses on a regular basis and are available for numerous program operations.

Figure 2-3 shows the arrangement and classification of the seven Working Registers. The additional register adjacent to the Accumulator, the Status Bit Register, is a special purpose register used to store the status of certain operations.



*Status Bit Register (See Text)

FIGURE 2-3. The Working Registers

23

5. STATUS BIT REGISTER--The Status Bit Register is a special purpose register which stores the status of five conditions which may or may not be affected by the result of a data operation. This register contains 8-bit positions, but only 5-bits are used to store the status information. The five status bits are:

- a. Carry Bit--This bit is set to 1 if a carry has occurred. The Carry Bit is usually affected by such operations as addition, subtraction, rotation, and some logical decisions. The bit is set to 0 if no carry occurs.
- b. Auxiliary Carry Bit--If set to 1, this bit indicates a carry out of bit 3 of a result. O indicates no carry. This status bit is affected by only one instruction (DAA).
- c. Sign Bit--This bit is set to show the sign of a result. If set to 1, the result is minus; if set to 0 the result is plus. The Sign Bit reflects the condition of the most significant bit in the result (bit 7). This is because an 8-bit byte can contain up to the decimal equivalent of from -128 to +127 if the most significant bit is used to indicate the polarity of the result.
- e. Parity Bit--Certain operations check the parity of the result. Parity indicates the odd or even status of the 1 bits in the result. Thus if there is an even number of 1 bits, the Parity Bit is set to 1, and if there is an odd number of 1 bits, the Parity Bit is set to 0.
- L. PROGRAM COUNTER--The Program Counter is a special 16-bit register which stores the address of the next program step to be executed. The Program Counter is automatically advanced to the next sequential program address upon completion of a step execution. Sometimes called the P-Counter, the Program Counter is directly accessible to the programmer via machine language instructions which implement JUMP, CALL, and RETURN instructions.
- 7. STACK POINTER--The Stack Pointer is another special 16-bit register. A section of memory reserved for the temporary storage of data or addresses is called the $\underline{\text{stack}}$.

Data can be pushed onto the stack for temporary storage and popped out of the stack via several instructions.

The Stack Pointer is used to store the contents of the Program Counter during the execution of subroutines. A RETURN instruction transfers the contents of the Stack Pointer to the Program Counter and sequential execution of the main program continues. The programmer selects the location of the stack in memory by loading the Stack Pointer with the desired memory address via a special instrution (LXI).

The interrelationship of the Working Registers, Program Counter, Stack Pointer, Arithmetic System, Instruction Register, and Timing and Control System should now be more meaningful. The Working Registers incorporate six scratch-pad registers and an Accumulator into which numerous operation results are temporarily stored. The Program Counter causes sequential execution of a program by keeping track of the memory address of the next instruction to be executed. The Timing and Control System supplies timing pulses which coordinate orderly program execution. The Stack Pointer is used for temporary storage of the data contained in any register pair. The Stack Pointer also saves the address in the Program Counter for retrieval after a subroutine has been executed. All these operations combine to provide an enormously flexible and versatile CPU.

B. MEMORY

Though the Working Registers, Program Counter, and Stack Pointer certainly perform memory roles, the CPU does not contain memory as it is normally defined in a computer application. The primary memory in a computer is external to the CPU.

Simple programs can be implemented with a few dozen words of memory or even less, but more complex applications such as video processing require more memory. The $\it ALTAIR~8800$ is expandable to 65,536 8-bit words of memory.

Access to the memory is always controlled by the CPU.* 16 address lines called the Address Bus connect the CPU to the Memory. These lines permit the CPU to input or output data to or from any memory address. The addresses are specified by two 8-bit bytes. The CPU processes each address as two sequential (serial) cycles, each containing 8-parallel bits. Data stored in the Memory is exchanged between the Memory and CPU via 8 data lines called the Data Bus. This interconnection format permits parallel operation. Thus, when data is inputted or outputted in or from Memory by the CPU, it is transmitted as a complete 8-bit word.

The basic Memory in the <code>ALTAIR 8800</code> contains up to eight 256 x 4 bit random access memories (RAMs). However, any conventional memory can be used in the computer if input loading on the buss does not exceed 50 TTL loads and if the buss is driven by standard TTL loads.

*An exception to this is when the computer is connected to a Direct Memory Access Controller. DMA takes control of the address and data lines from the CPU for direct transfers of blocks of data. These transfers can take place internally (from one memory location to another) or externally (from memory to an external device).

C. CLOCK

Orderly execution of a program by the CPU is controlled by a 2-MHz crystal controlled clock. Crystal control is used to permit the clock to operate at the maximum permissible CPU speed. A clock without crystal regulation might occassionally speed up beyond the CPU's capability and program execution errors would result.

D. INPUT/OUTPUT

The ALTAIR 8800 can be interfaced with a great many external devices. Generally, these devices provide input information to the computer and accept output information from the computer. The CPU monitors the status of program execution and Input/Output devices and provides the necessary signals for servicing external devices. The programmer can instruct the CPU to either ignore or respond to interrupt signals provided by an external device. These interrupt signals, when accepted by the CPU, cause the program execution to be temporarily halted while the external device is serviced by the computer. When the external device has been serviced, the program resumes normal execution. The ALTAIR 8800 will service up to 256 Input and 256 Output devices.

This concludes the description of the organization of the $ALTAIR\ 8800$. The overall operation of the computer as a powerful and efficient data processing system will become more apparent in Part 3, a discussion of the operation of the $ALTAIR\ 8800$.

PART 3. OPERATION OF THE ALTAIR 8800

Access to the basic *ALTAIR 8800* is achieved via the front panel, and at first glance the array of 25 toggle switches and 36 indicator and status LEDs may appear confusing. Actually, operation of the *ALTAIR 8800* is very straightforward and most users learn to load a program into the machine and run it in less than an hour. If you are a typical user, you will spend far more time developing and writing programs than actually operating the machine.

This part of the *ALTAIR 8800* Operating Manual explains the purpose and application of the front panel switches and indicator and status LEDs. A sample program is then loaded into the machine and run. A detailed discussion of the role and efficient use of memory is included next. Finally, several operating hints which will help you edit and "debug" programs are included.

I/O PORT STRUCTURE AUGUST 1976

VDM-1

Memory Address CCOO (Hex) 146,000 (Octal)

Control Port C8 (Hex) 310 (Octal) 200 (Decimal)

CROMEMCO DAZ.

Ports: 0<u>16</u>, 0<u>17</u> (Octa1)

CCC (CROMEMCO)

Ports: <u>020</u>, <u>021</u>, <u>022</u> (Octa1)

SERIAL I/O (SINGLE CHANNEL)

Ports: <u>000</u>, <u>001</u> 110 Baud

SERIAL I/O (QUAL CHANNEL)

Ports: <u>010</u>, <u>011</u>, <u>012</u>, <u>013</u>

ACR

Ports: 006, 007 300 Baud

4P I/O


Ports: <u>040</u> to <u>057</u>

SINGLE P I/O

Ports: <u>002</u>, <u>003</u>

D/A

Ports: <u>024</u>, <u>025</u>, <u>026</u>, <u>027</u>



PORTS AVAILABLE

004

005

014

٠... .

015


030 - 037

060 - 277

301 - 377

CARD STRUCTURE AUGUST 1976

Number	Туре
1	1-SI/0
1	2-SI/O
1	1-P1/O
1	4-PI/O
1	ACR
1	VDM-1
1	CDZ
1	D/A
7	4K RAM
1	CPV



Altair Software Library

#7-19-762

Author: Matthew Smith Length: 12 Lines (BASIC)

Title: Bases

Computer Notes August, 1976

Program Description

This sub-routine converts a number of said base (from 2 to 16) to its value in another base. It was designed to be used by BASIC programs such as Editors, Assemblers, Monitors or other machine language function programs. An example would be converting a decimal value obtained from the PEEK function to binary, octal, or hex for a memory dump program. Upon calling the BASES routine at line number 9000, the following variables must have been set up by the calling program:

- C\$ should contain the value to be converted. Note, this string must not contain trailing spaces.
- BT the base that the value in C\$ is to be converted to.
- BF the base that C\$ is before conversion.

The routine will use the following variables:

E, B\$, D\$, C\$, BT, BF, X, Y, F, D


In addition, 00, 01, 02 will be used to represent the values of 0, 1, and 2.

When returning from the routine, the following variables will be set:


- C\$ converted value (in BT's base) of old C\$.
- F C\$'s value in decimal.
- E error code. E=Ø means no error, E=1 means BF is not in the range of $\emptyset<=BF<=16$, E=2 means BT not of range $\emptyset<=BT<=16$, E=3 means digits of C\$ are not of base BF. For example C\$="1F5" and BF=8.
- *Note this routine works by converting C\$ from BF (base from) to decimal (value contained in F) to C\$ at BT (base to), so if a large value is being converted, round off errors (due to conversion to E notation at variable F) or overflow errors (at line 9070 when D is computed) are possible.

```
9110 C$=C$+MID$(D$, VAL(MID$(B$, X-01,02))+01,01):NEXT:RETURN
                                                            9100 IFMID$(B$, X, 01)=" "THENX=X-01:GOTO9100
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             9£10 IFBF>LEN(D$)ORBF<00THENE=1:RETURN
                                                                                                                        9090 FORX-LEN(B$)T002STEP-02
                                                                                                                                                                                  9080 B$=B$+STR$(INT((D/BT-INT(D/BT))*BT)):D=INT(D/BT):IFD>=01/BTTHEN9080
                                                                                                                                                                                                                                              9070 D=D*BF+X:NEXTY:C$="":F=D
                                                                                                                                                                                                                                                                                                          9060 NEXT:E=3:RETURN
                                                                                                                                                                                                                                                                                                                                                                 9$5$ IFMID$(C$,Y,01)=MID$(D$,X+01,01)THEN9$7$
                                                                                                                                                                                                                                                                                                                                                                                                                                9$4$ IFMID$(C$,Y,01)=" "THENY=Y+01:GOTO9$4$
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          9050 FORY=01TOLEN(CS):FORX=00TOBF-01
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   9020 IFBT>LEN(D$)ORBT<00THENE=2:RETURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         9000 E=0:B$="":D$="0123456789ABCDEF":BT=INT(BT):BF=INT(BF):01=1:00=0:D=0:02=2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           #7-19-762
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Page 2 of 2
```


		8800 CODIN -ORM	12K Basic Load (for PROM)
MNEMONIC	ADDRESS (Octal)	OCTAL CODE	EXPLANATION
	000	041 256	Beginning of tape bootstrap
	002	057	037 for 8K Basic
	003	061	(See elsewhere for description)
	004	022	
	005	000	
	900	333	
	007	900	
	010	017	
	011	330	
	012	333	
	013	200	
	014	. 275	
	015	310	
	016	055	
	017	167	
	020	300	
	021	351	
	022	003	
	023	000	
			1




,				Pg. 2
TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION
2 Start		024	333	Beginning of 256 Test
		025	200	(See elsewhere for description)
		026	376	
		027	256	
		030	302	
		031	024	
		032	000	
ਨਨਾ		033	303	
		034	000	
-		035	000	
ż		036	333	Beginning of serial output
		037	. 000	(See elsewhere for description).
		040	346	
,		041	200	
		042	302	
		043	036	
		044	000	
		045	012	Load A with M at B & C




Pg. 3													. •							
Pg	EXPLANATION	Test for 377 Stop Code	Sub Immediate from accumulator	1's code (stop)	Jump if zero to 256 test			Otherwise, restore accumulator	and output data		Increment B & C	Jump to Serial output			Initialize B & C to 000 100			Jump to Serial Output		
8800 CODINE TORM	OCTAL CODE	000	326	377	312	024	000	012	323	001	003	303	. 036	000	001	100	000	303	036	000
-	ADDRESS	046	047	020	051	052	053	054	055	920	057	090	061	062	063	064	590	990	190	070
	MNEMONIC		•		-											·				
,	TAG							1.1	767		-	ä			1 Start Here					




, , , , , , , , , , , , , , , , , , ,		w w	88QO CODIN ÷ORM		Pg. 4
TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION	
		071	000		
	•	072	000		
		073	000		
		074	000	-	
		075	000		
		076	000		
	z.R	077	000		
Message Start?		100	114	(Odd Parity) L	01/001/100
0		101	117	0	01/001/111
-		102	301	A	11/000/001
		103	304	D	11/000/100
		104	240	Space	10/100/00
		105	124	L	01/010/100
,		106	301	A	11/000/001
		107	320	વ	11/010/000
		110	105	Ш	01/000/101
		111	015	Ħ	00/001/101
		112	007	Bel1	
		113	012	form feed	pee



Jump if zero. If status of zero bit is 1, zero is present and jump to address occurs. Zero bit is 1 if instruction result is zero, and = input device has sent data and 00/000/010 Ended against control channel. computer can now access it. (VLCT Loc 2/3) Load byte from I/O into accumulator. Jump to input start occurs if input Control immediate with accumulator 01 = output device ready Jump occurs if input not ready. And immediate with accumulator DIO and DI1 are status bits. Input to accumulator from I/Oreset if greater than zero. Address of device follows I/O Data channel address EXPLANATION is not ready 10 8800 CODIN FORM OCTAL CODE VLCT I/O TEST PROGRAM 333 003 346 002 000 333 312 000 002 ADDRESS 10 0 Ŋ 9 3 2 MNEMONIC ANI 드 72 Z Test Result Input Start TAG Ready Test



Load accumulator direct with data at address below. Same as step 2, but output status is being tested Page 2 100/000/001 ended against accumulator. Load byte from I/O into accumulator And immediate with accumulator. Jump is back to output test if (Input stored in location 40) Output sent accumulaotr data I/O control channel address Store accumulator direct Jump if zero to address Output device address Jump to address below Storage location Storage address **EXPLANATION** not ready. 8800 CODIN FORM OCTAL CODE 000 346 000 040 014 323 003 062 040 333 312 072 000 303 007 001 ADDRESS 12 13 15 16 25 1 14 17 20 21 22 23 24 26 27 30 MNEMONIC Jump STAANI LDA Out ΝI JZOutput Finish Input Finish Output Start Output test Test Result TAG Re-cycle




Page 3				-			. i							
	EXPLANATION	Goes back to input start.												
8800 CODIN FORM	OCTAL CODE	000	000											
	ADDRESS	31	32		-						-		-	
	MNEMONIC		•	•									de "anche mone qu'ille décente décène de la company de	
<i>(</i> ,	TAG	Command								•				

		•
		9


	ROM XXX XXX) (Device 2/3)	EXPLANATION	Load register pair immediate 00 (rp)0 001	In this case, register pair 10, or H and L.	Low byte goes in L, high byte in H.	least significant bits (Address low)	most significant bits (Address high)	Input loaded into accumulator;	control channel address of VLCT	And immediate with accumulator to	test status; 002 is the test	Jump on Zero. If accumulator	now zero, jump to address occurs.	2 Address bytes	Input loaded into accumulator. This	step is reached if input ready; data channel	MOV Contents from source register to	destination register w/o changing source	register: 01 DDD SSS	B=0; C=1; D=2; E=3; H=4; L=5; M=6;	A=7. M = Memory Reference.	
8800 CODING CORM	VLCT LOAD PROGRAM (LOAD STARTS FROM XXX XXX)	OCTAL CODE	041			XXX	XXX	333	002	346	002	312	003	000	333	003	167					
	LOAD PROGRAM	ADDRESS	0			1	2	3	4	5	9	7	10	11	12	13	14					
	VLCT	MNEMONIC	LXIB	-		· .		IN		ANI		JZ			NI		MOV	·				
		TAG	Load Address					Input test				End test			Read Input		Mov A to M					in the second se

			U
			9

		8800 CODINORM	
MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION
IN	15	333	Input from device loaded into
	16	002	accumulator; Control Channel
ANI	17	346	And immediate with accumulator;
-	20	001	Output ready test
JZ	21	312	Jump on 2ero to address below.
	2.2	015	
-	23	000	
MOV	24	176	Move memory register contents to A.
Out	25	323	Write A contents on device 3; Data
	26	003	channel
STAX	27	022	Store accumulator in memory address
			given by registers H $\mathfrak k$ L.
			Command: 0X2
			$B \xi C = 0$ $D \xi E = 1$ $H \xi L = 2$
INX	30	043	Increment register pair by one
			B&C = 00; D&E = 01; H&L = 10;
			Flags and A = 11. Command =
			00 (rp)0 011



1												
	EXPLANATION	Jump to address shown	Three VLCT keystrokes will enter the octal code into	for test echo.								
8800 CODING CORM	OCTAL CODE	303	000 ee VLCT keystroke	Push ready key for test echo.				-				
~	ADDRESS	31		ion XXX XXX.			-					
	MNEMONIC	Jump	33 location 000, push run.	a								
<u></u>	TAG	Return to Step 3	To run, examine	accumulator, st								000



	(Address 0/1)	EXPLANATION	machine language program sends a bute to memory and echoes it back	Input call	Control Channel	And Immediate	Test (In ready)	Jump on Zero	Address		Input Call	Data Channel	Mov A to Memory	Memory address		Input Call	Control Channel	And Immediate	Test (Out ready)	Jump on Zero
8800 CODING FORM	COMPTER 256/SERIAL I/O TEST	OCTAL CODE	sends a bute to m	333	000	346	001	302	000	000	333	001	062	040	000	333	000	346	200	302
~	COMPTE	ADDRESS	age program	0	П	2	3	4	5	9	7	. 10	11	12	13	7.1	15	16	17	20
		MNEMONIC	l a	, [ANI		JZ			IN		MOV			NI		ANI		JZ
<i>)</i>		TAG	110%													•				

		Ú
		(A
:		1 :

7																	
	EXPLANATION	Address		Mov Memory to A	Memory Address		Output	Data Channel	Jump (Unconditional)	Address of program begin							
8800 CODING GORM	OCTAL CODE	014	000	072	040	000	323	001	303	000	000						
	ADDRESS	21	22	23	24	25	26	2.7	30	31	32		·				
	MNEMONIC			MOV			OUT		JP								
<i>C</i> ₃	TAG													•			

		4
		4

										· ·				
	EXPLANATION	Output		Signal will show up immediately at output port if SBO is held high. A control	sted.	•								
8800 CODINE, ORM	OCTAL CODE	323	001	p immediately at out	STB (High) and ND (low) are suggested.									
	ADDRESS	0	1	nal will show	STB (High) at									
	MNEMONIC	олг	•	PIO latch.	the D/A stro									
	TAG			Accumulator is sent to	signal can be used						•			

			U
			1
			J
			U
			9000

	ut; VLCT) (Device 2/3)	EXPLANATION	Input from device loaded in A	Control Channel	And immediate with accumulator,	Input ready test	Jump on zero	Low Address	High Address	Input loaded into accumulator	Data channel	Move accumulator data to register B	IN to A	Control channel	And immediate	Test	Jump to zero	Address of input test		Input loaded into accumulator	Data channel
8800 CODING FORM	Binary Add (Octal Readout; VLCT)	OCTAL CODE	333	002	346	002	312	000	000	333	003	107	333	. 005	346	002	312	012	000	333	003
	Binary	ADDRESS	0	. 1	2	3	4	5	9	7	10	11	12.	13	14	15	16	17	20	21	22
		MNEMONIC	IN		ANI		JZ			IN		MOV	IN		ANI		JZ			NI	
		TAG	Input Test						End Test	Input Read		Mov A to B	Input Test			7			END TEST	Input Read	

		ű
		U

<u>(</u>		8800 CODING FORM	C
MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION
ADD	23	200	Add register B to Accumulator
B MOV	24	107	Sum moved to register B
NI	2.5	333	Input loaded into accumulator
	26	002	Control channel
ANI	2.7	346	And immediate with accumulator
	3.0	001	Test for output ready
72	31	312	Jump on zero to output test
	32	025	Address
	33	000	
If program reaches here, sum is	is ready to be printed	printed	
MOV	34	170	Mov sum to accumulator
OUT	35	323	Accumulator sent to output
	36	003	Data channel
	37	303	
	40	000	
	41	000	
To run, load first number:	r: press readv	Load	Second number: press ready Result appears

PROGRAM # 92751

PROGRAM NAME: KILL THE BIT

PROGRAMMER: DEAN B. MCDANIEL

DATE WRITTEN: MAY 15, 1975

COMPUTER: ALTAIR 8800


CORE REQUIRMENTS: 24 WORDS (RELOCATABLE)

INPUT/OUTPUT REQUIRMENTS: SENSE SWITCHES

000000 000001 000002		LXI D D	Н	041 000 000	INTIALIZE COUNTER
000003		MVI	D	026 200	SET-UP INTIAL DISPLAY BIT
000005		LXI	В	001	LOAD SPEED DATA (HIGHER
000006 000007		D D		016 000	THE VALUE THE FASTER THE DATA ROTATES)
0000010	BEG:	LDAX	D	032	DISPLAY BIT PATTERN ON
000011		LDAX	D	032	UPPER 8 ADDRESS LIGHTS
000012		LDAX	D	032	(IE. SENSE SWITCHES)
000013		LDAX	D	032	
000014		DAD	В	011	INCREMENT DISPLAY COUNTER
000015		JNC	BEG	322	
000016		A		010	
000017		A		000	
000020		IN	255 D	333	INPUT DATA FROM SENSE SWITCHES
000021		A		377	
000022		XOR	D	252	EXCLUSIVE OR WITH A-REG.
000023		RRC		017	ROTATE DISPLAY RIGHT ONE BIT
000024		MOV	D, A	12 7	MOVE DATA TO DISPLAY REG.
000025		JMP	\mathbf{BEG}	303	REPEAT SEQUENCE
000026		A		010	
000027		A		000	

PROGRAM TYPE: DEMOSTRATION (GAME)

OBJECT: TO KILL THE ROTATING BIT. IF YOU MISS
THE LIT BIT ANOTHER ONE AT THAT SWITCH POSITION
WILL TURN ON, NOW LEAVING YOU 2 BITS TO DESTROY.
MERELY TOGGLE THE SWITCH DON'T LEAVE THE S.S.
IN THE UP POSITION. BEFORE STARTING MAKE SURE ALL
THE S.S. ARE IN THE DOWN POSITION.
HAVE FUN





By Jerry Ogdin

SOFTWARE TOOLS

N O MATTER how small the computer, even the most dedicated programmer will rapidly become bored with binary notation.

Some hobbyists use a Teletype as there are several older models on the market at reasonable prices. Even with a Teletype, though, you need some software to convert those keystrokes into something meaningful in memory. If you can't afford a Teletype, you can almost always use an en-

coded keyboard. These are frequently on the surplus market for less than \$25.00.

A terminal is important, but it is only one tool in the computer hobbyist's kit. Once you've written a program and gotten it into storage, you ought to use the cassette interface (HIT) described in September's column. With this tool, you have to "button in" the program bit-by-bit only once. After it is in storage, you can write it out to be taped

and read in the next time you want it. Of course, if your only storage medium is RAM, you'll lose the memory contents when you turn the computer off. So, it's a good idea to copy the latest version of a program out to tape as a backup.

Also, if your only storage medium is RAM, you'll have to reenter the tape reading routine laboriously through the switches (or the terminal) each time the computer power is turned on. That is a good reason for having a small program, called a bootstrap loader, kept in read-only memory. This program makes it possible to read data from the tape and then execute that data. Such a read-in program is usually somewhat larger and more powerful, so it reads in several records (perhaps using the bootstrap program as a subroutine), which make up an even larger and more sophisticated program. The effect, then, is to use one group of records to read the next

THIS IS NOW TOOK - COMPANNS ARE: SIMPLE MONITOR - COMPANNS ARE: SIXXX (LOAD FROM XXXX)	IMP	
CXXXX	- 1	
STACK EOU 015FH 170UR STACK ORIGIN 1F RAR 1F		
STACK COLP STACK COLP STACK CALF STACK CALF COLP CALF CAL		
START ROU OLIGH STORM PROCESSOR. WE SEED OF COMPAND CALL ROUTE SHOW A CALL ROUTE SHO		1
CREATE EQU 0105H ; YOUR READING ROUTINE NUMBER EQU 0105H ; YOUR READING ROUTINE OA COEDO OA CALL CYTAS ; ISSUE MSB COEDO OA CALL CYTAS ; ISSUE MSB COEDO OA CALL CYTAS ; CALL WACKER ; MONITOR ENTRY POINT ; STATE CARRIAGE RETURN, CODEOL CALL WACKER ; ISSUE CARRIAGE RETURN, CODEOL CALL WACKER ; ISSUE CARRIAGE RETURN, CODING CALL WACKER ; ISSUE CARRIAGE RETURN, CODING CALL WACKER ; ISSUE CARRIAGE RETURN, CODING CALL WACKER ; ISSUE CARRIAGE CODING CALL WACKER ; ISSUE CARRIAGE CODING CALL WACKER ; CALL WALKER		
MICH EQU 0100H , YOUR READING ROUTINE ROCKER EQU 0100H , YOUR READING RETURN, ROCKER E	1.	
MONITOR ENTRY POINT MONITOR ENTRY PARTY PARTY POINT MONITOR ENTRY PARTY P		- 1
MONITOR ENTRY POINT O040: 31FF03 PEMON: LXI SP, STACK : INITIALIZE CD0301 CALL CRUF : ITSSUE CARRIAGE RETURN, 323F MVI A.''; LINE FEED AND ? CD0301 CALL ROCHE ; STRIP OFF PARITY BIT EFFT CP1 'L' EFFT CAS300 JZ LOAD : LOAD COMMAND FE470 CAL ROCHE ; STRIP OFF PARITY BIT CAS300 JZ LOAD : LOAD COMMAND FE470 CAL ROCHE ; TISSUE CARRIAGE RETURN, FE44 CP1 'D' FE470 CAL ROCHE ; STRIP OFF PARITY BIT CAS300 JZ LOAD : LOAD COMMAND FE470 CAL ROCHE ; TISSUE CARRIAGE RETURN, FE44 CP1 'D' FE470 CAL ROCHE ; STRIP OFF PARITY BIT CAS300 JZ LOAD : LOAD COMMAND FE470 CAL ROCHE ; TISSUE CARRIAGE RETURN, FE470 CALL ROCHE ; STRIP OFF PARITY BIT FE470 CALL ROCHE ; TO LOAD SCHOOL CALL ROCHE ; TO LOAD SCHOOL CALL ROCHE ; TO LOAD SCHOOL CALL ROCHE ; TO LOAD INTO SUCCESSIVE ; LOCATIONS. ANY NON-HEX CHARACTER SFARARYES ; TERBHYMAT GALL ROCHE ; THE BUYES FROM ONE ANOTHER. ANY STATE S	-	
0401 31F703 PROMN: LXI SP.STACK :INITIALIZE CD601 CD601 CALL CALF :ISSUE CARRIAGE RETURN, CD601 CALL WACKER CALL WACKER CALL WALL COMPAND CD601 CALL WACKER CALL WALL COMPAND CD602 CALL WALL COMPAND CD603 CALL WALL COMPAND CD603 CALL WALL COMPAND CD604 CALL WALL COMPAND CD605 CD600 CM64 SPITE STATE OF TALL DESTINATION ADDRESS FOLLOWED BY DATA BYTES TO LOAD TROUBERS OF THE CALL CALL WALL W		- 1
004: 31F903 PHON: LXI SX, SYACK (INITIALIZE TORM) (CASOLO CALL CALF (CASOLO CASOLO CALF (CASOLO CALF (CASOLO CASOLO CALF (CASOLO CASOLO C		- 1
COSTON CONTROL CALL PROCESS OF THE CASE SET OF THE CARRY DIGHT (F.) LEF CONTROL CONTRO	ùL.	
CO0001 CALL NCCER CO0001 CO0001 CO0000 CO00000 CO00000 CO0001 CO0000 CO00000 CO00000 CO000000 CO00000 CO000000 CO00000 CO00000 CO00000 CO00000 CO00000		
CALL MCCHR ;AMAIT COMMAND CALL RICKER ;AMAIT COMMAND CALL RICKER; AMI O'PFH ;STRIP OFF PARITY BIT ;AMI ACCUMULATERS & SILTER-FINAL COMMAND CALL RICKER; AMI O'PFH ;STRIP OFF PARITY BIT ;AMI ACCUMULATERS & SILTER-FINAL COMMAND CALL RICKER; AMI O'PFH ;TRIP COMMAND CALL RICKER; CARL RICKER; CAR	IMAL	. 1
CONDOIL CALL ROCHE ;AMAIT COMMAND E67F ANI OTFH ;STRIP OFF PARITY BIT FR44 CA500 JZ LOAD ;"LOAD" COMMAND CC400 CA400 CA4		
COUNT OF THE COUNTY CASE OF THE CONTROL OF THE CONT		- 1
CALL RDNU (CAT WITH A COLON WILL BE IGNORED. CASSOO JI (CADA) (CAT WITH A COLON WILL BE IGNORED. CASSOO JI (CADA) (CAT WITH A COLON WILL BE IGNORED. CALL RDNU (CAT WITH A COLON WILL BE IGNORED. CALL RDNU (CALL RD) (CALL RDNU (CALL RD) (CALL RDNU (CALL RD) (CALL RD) (CALL RD) (CALL RDNU (CALL RD) (INTO	1
CANTROL IS RETURNED WHENEVER THE DEPEN CANTROL IS RETURNED WHENEVER THE DI	(M,L).	
CA7400 CPI 'D' DUMP 'DUMP COMMAND COPT STATE CARRY SETS THE CARRY DATE OF THE CARRY DISTRIBUTION ADDRESS PROCESSOR. ME 1005F; CD8700 CPI 'G' C		
12 12 13 13 13 13 13 13	RUE.	1
CA7400 FREATO TO JUNE FREATO THE STREET A 16-BIT DESTINATION ADDRESS THIS THE THE "CO" COMMAND PROCESSOR. WE 1 NOW EXPECT A 16-BIT DESTINATION ADDRESS THIS THE THE "CO" COMMAND PROCESSOR. WE 29 DAD H 1 SHIFT (H, L) LEF 29 DAD H 20 DAD H 21 DAD H 21 DAD H 22 DAD H 23 DAD H 24 DAD H 25 DAD H 26 DAD H 27 DAD H 28 DAD H 29 DAD H 29 DAD H 29 DAD H 20 DAD H	ATU	
THIS IS THE "LOAD" COMMAND PROCESSOR. WE 1 POLICY THIS IS THE "LOAD" COMMAND PROCESSOR. WE 29 DAD H 29	GIT	
THIS WE PERSON COMMAND PROCESSOR. WE THIS WE PERSON COMMAND PROCESSOR. WE 100A PERSON THE STATE OF THE DESTINATION ADDRESS 100A PERSON THE STATE OF THE TOP TO THE IN A 16-BIT ADDRESS 100A PERSON THE STATE OF THE MORNER PROCESSOR. THE M		1
THIS THE THA 16-DIT DESTINATION ADDRESS 1 NOW EVEN A 16-DIT DESTINATION ADDRESS 29 DAD H 20 DATE DATE DIT		
OSF: CDB70 OSF: CDB70 OSF: CDB70 OSF: CDB70 OSF: CDB70 OSF: CDB70 CDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC		•
005F: CDB700 P THIS IS THE "LOAD" COMPAND PROCESSOR. THE STATE STATE "LOAD" COMPAND PROCESSOR. THE STATE STATE "LOAD" COMPAND PROCESSOR. THE STATE STATE "LOAD" COMPAND PROCESSOR. THE MANY STATE "LOAD" COMPAND PROCESSOR. THE MANY STATE "LOAD" COMPAND PROCESSOR. THE		
OSSF: CDB700 OSSF: CDB700 OSSF: CDB700 I THIS IS THE "LOAD" COMMAND PROCESSOR. THE SITURD PROCESSOR. THE SI		
FOLLOWED BY DATA BYTES TO LOAD INTO SUCCESSIVE POLICION ON THE MODES OF THE MODE OF THE M	BITS IN	- 1
JUSER IS EXPECTED TO TYPE IN A 10-DOT SOURCESSIVE POLICIONED BY DATA COUNTED CHARGETS SEPARATES PROMISED CHARGETS SEPARATES SEPARATES PROMISED CHARGETS SEPARATES SEPA		ì
DEFINITION OF THE START NO LOAD INTO SUCCESSIVE CONTROL OF THE START NO LOAD STAR SUCCESSIVE CONTROL OF THE START NO LOAD INTO SUCCESSIVE CONTROL OF THE START NO LOAD INTO SUCCESSIVE CONTROL OF THE START NO LOAD STAR SUCCESSIVE CONTROL OF THE START NO LOAD INTO SUCCESSIVE CONTROL OF THE START NO LOAD STAR SUCCESSIVE CONTROL OF THE START NO LOAD INTO SUCCESSIVE CONTROL OF THE START NO LOAD START SUCCESSIVE CONTROL OF THE START NO LOAD START SUCCESSIVE CONTROL OF THE START NO LOAD SUCCESSIVE CONTROL OF THE SUCCESSIVE CONTROL O	IT	
POLICIDED BY DATA MON-MER CHARACTER SPRANATES ; LOCATIONS FROM ONE CHARACTER SPRANATES ; LOCATIONS FROM ONE ANOTHER. ANY BYET THAT IS ; LOCATIONS FROM ONE ANOTHER. ANY BYET THAT IS ; LOCATIONS FROM ONE ANOTHER. ANY BYET THAT IS ; LOCATIONS FROM ONE ANOTHER. ANY BYET THAT IS ; LOCATIONS FROM ONE ANOTHER. ANY BYET THAT IS ; CALL RORLY (GET LEST'S ADDRESS CD5700 CD5	INISHED	
IDCATIONS: ANY OWNER MODIES. ANY BYTE THAT IS THE STREET FRONTON CONTROL NOTHER. ANY BYTE THAT IS THE STREET	DIGIT	ŧ
TERMINATED WITH A COLON WILL BE IGNORED. 0063: CDCD00 LOAD: CALL EDNRY GGT USER'S ADDRESS CDS700 CDS700 CALL EDNRY GGT A BYTE CALL EDNRY GGT LAST TWO REX DIGITS TO MOV A.L GGT LAST TWO REX DIGITS TO MOV A.L GGT LAST TWO REX DIGITS TO STAX B (GGT LAST TWO REX DIGITS TO STAX B (GGT LAST TWO REX DIGITS TO STAX B (GGT LAST TWO REX DIGITS THE LOAD-3 (GGT WHY CPU RESET) THE MOVE BY THE VALUE I THE MOVE BY THE VALUE I THE MOVE BY THE VALUE I THE MOVE BY THE VALUE APPROPRIATE AND THE CARRY IS THE MOVE BY THE VALUE APPROPRIATE AND THE VALUE IN THE VALUE APPROPRIATE AND THE VALUE APPROPRIATE	I" AND	
0063: CDCD00 LOAD: CALL SUBRY: GET USER'S ADDRESS 00CD: CDB700 RDNR2: CALL RNNUM GET THE VALUE A PORT 1 THEM MOVE IT		
0663: CDCD00 LOAD: CALL BURK	N (H.L)	ı
CD8700 FE3A CA6600 FE3A CA6600 FE3A CA6600 FE3A CA6600 FE3A CA6600 FE3A FE3A FE3A FE3A FE3A FE3A FE3A FE3A		
FESA CPI ':' CAGE CAGEOU JI LOAD-3 ; SKIP IF FOLLOWED BY ':' TO MOV A.L. ; GET LAST TWO NEX DIGITS OZ STAX B ; STORE THEN AMAY OZ STAX B ; STAX THEN AMAY OZ STAX B ; STORE THEN AMAY OZ STAX B ; STAX THEN AMAY DEASHING ST ST. IF OZ STAX OZ STAX B ; STAX THEN AMAY DEASHING ST ST. IF OZ STAX OZ STAX B ; STAX THEN AMAY DEASHING ST STAX THEN AMAY DEASH CARPY IS SET. OZ STAX B ; STAX B ; STORE THEN AMAY STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY ; STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY STAX THEN AMAY DEASH CARPY ST SET. OZ STAX B ; STORE THEN AMAY STAX THEN AMAY DEASH CARPY STAX T		
CA6600 JZ LOAD-3 SKIP IF FOLLOWED BY TO MOV A.L SCRIBER TWO HEX DIGITS OZ STAX B SCRIBER THEM MANY OZ STAX B STORE THEM STORE		
O STAN B STORE THEM AMAY O STAN STAN STORE THEM AMAY STAN STAN STAN STAN STAN STAN STAN STAN	TER.	
O THY B CASE OF THE ADDRESS OF THE A		
O3 INX B C36600 JMP LOAD+3 (GET W/ CPU RESET) ; THIS IS THE *DUMP** COMMAND PROCESSOR. ; THIS IS THE *DUMP** COMMAND PROCESSOR. ; THE USER IS EXPECTED TO SUMPLY A 16-BIT ; STARTING ADDRESS. OF THE ADDRESS OF THE ADD	T IS	
C36600 JMP LOAD-3 (GET W/ CPU RESET) ; THIS IS THE "DUMP" COMMAND PROCESSOR. ; THE USER IS EXPECTED TO SUPPLY A 16-BIT ; STARTHIG ADDRESS S. WHENEVER THE LEAST-SIG- ; HIFICANT FOUR BITS OF THE ADDRESS OF THE ; HEAT BY ATTR ARE LEED. THE CARRIAGE IS RETURNED ; HEAT BY ATTR ARE LEED. THE CARRIAGE IS RETURNED AND THE ADDRESS IS PRINTED (FOLLOWED BY COLON). 0074: CDCD00 DUMP: CALL EDNRE (GET STARTING ADDRESS FEE) MOV A, C : CHECK TO SEE IF MOV A, C : CHECK TO SEE IF 79 MOV A, C : CHECK TO SEE IF BB RC : CHECK TO SEE IF 1 A HEX-DIGIT THE ADDRESS FEE ; ANY 15 CHECK TO SEE IF 1 ANY 15 (NEW-LINE THE BY ADDRESS FEE) 1 A HEX-DIGIT THE ADDRESS IS LABBLE TO THE CARRIAGE TO SUPPLY ADDRESS FEED ; ANY OTHER CHERACISE IS LEFT UNTOUCHED ; CARRY IS SET. ODDE: COND. ODDE: CO. ODDE:	THE FOUR	
THIS IS THE "DUMP" COMMAND PROCESSOR. THE USER IS EXPECTED TO SUPPLY A 16-BIT STARTING ADDRESS. WHENEVER THE LEAST-SIG- HIFLOART FOUR BITS OF THE ADDRESS OF THE HIFLOART FOUR BITS OF THE ADDRESS OF THE HIFLOART FOUR BITS OF THE ADDRESS OF THE HIFLOART STARTING AD	CLEARED.	
; THE USER IS EXPECTED TO SUPPLY A 16-BIT () . CARRY IS SET. ; TRANSLATE '0'	AND THE	
; STARTING ADDRESS. SHEVER THE LEAST-SALC- ; NIFICANT FOUR BITS OF THE ADDRESS OF THE MEDICAL GROUNDS. ; NEXT BYTE ARE ZERO. THE CARRIAGE REFUNDED. ; NEXT BYTE ARE ZERO. THE CARRIAGE REFUNDED. ; AND THE ADDRESS IS PRINTED STATING ADDRESS. ; AND THE ADDRESS IS PRINTED STATING ADDRESS. 0066: CD0001 ROHEX: CALL RDCHR E67F ANI 07FH , REMOVE PARITY! 79 MOV AC CHECK TO SEE IF. 1 (EIECK TO SEE IF.) 2 (EIECK TO SEE IF.) 3 (EIECK TO SEE IF.) 4 (EIECK TO SEE IF.) 5 (EIECK TO SEE IF.) 5 (EIECK TO SEE IF.) 5 (EIECK TO SEE IF.) 6 (EIECK TO SEE IF.) 7 (EIECK TO SEE IF.) 6 (EIECK TO SEE IF.) 7 (EIECK TO SEE IF.		
; NIFICANT FOUR BITS OF THE ADDRESS OF THE ; NEXT BOTT ARE ZERO, THE CARRIAGE IS RETURNED ; NEXT BOTT ARE ZERO, THE CARRIAGE IS RETURNED OFFICE AND THE ADDRESS IS PRINTED (FOLLOWED BY COLON). OFFICE AND THE ADDRESS IS PRINTED (FOLLOWED BY COLON). OFFICE AND O		
, NEXT BYTE ARE ZERO, THE CARRIAGE IS RETURNED. , AND THE ADDRESS IS PRINTED (FOLIAUMED BY COLON). 10074: CDCD00 JUMP; CALL RURNEZ 1001. COLON 1000 CDD001 ROMEX: CALL RUCHR 1***EMTRY POINT** 1074: CDCD00 JUMP; CALL RURNEZ 1000 FRESS E67F ANI 077F 1, REMOVE PARTIT'S FINAL PRINTED THE BEST COLON FROM THE THE BEST COLON		- 1
074: CDCD00 DUMP: CALL RUMRZ :GET STARTING ADDRESS : E57F ANI 07FH ;REMOVE PARITY ! 079 MOV A,C ;CHECK TO SEE IF F10 CPI '0' ;CRAR LESS THAN BAY 15 ; NEM-LINE THE. D8 RC 108 RC 109 RC 100 RC 10	***	
0074: CDCD00 DUMP: CALL RDNR2 :GET STARTING ADDRESS 79 MCV A,C :CHECK TO SEE IF FE30 CII 0' FEAD ANY 15 : NEW-LINE TIME. D8 RC :CHAR LESS THAN	ATT	j
MOV A.C CHECK TO SEE IF FE30 CPI (CHECK TO SEE IF D8 RC CPI (CHER LESS THAN D8 RC CPI		
PEOP ANY 15 ; NEW-LINE TIME.	O' (NOT F	HEX)
	- ,	
THE WORK AND THE PRINT FESA CPI 9 TI	4.5	
CEALUR CONTRACT NEW TIME DADING OF ADDING		1.1
CONTRACT MER OF ADDRESS FE41 CP1 A		
D8 RC /ALLINE	-	
3P CHC	TER .	
nen nen		1
CDEDOO CALL CVTAS GET 2ND DIGIT C9 RET THIS ROUTINE CONVERTS A BINARY NUMBER THIS ROUTINE CONVERTS A BINARY NUMBER	IN THE	
CDEDOU CALL CUTAS CONTROL OF AND DATE AND DATE AND DATE OF THE	TER TO	
CDEFOU CALL CALL CALL CALL CALL CALL CALL CAL	EX VALUE	- 1
AN ASCII CHARACTER REPRESENTING THE III		- 1
	178	
DOED: EGGE CAINS: NOT 12	NTO ASCIT	
IN DAD	0 9	
		- 1
MOULA C INCLUST DIGIT DAUGHT OF WHEN	1	
79 MOV A,C ,CONVERT TO 'A'		- 1
reaun		
CD0301 CALL WRCHR	AR FLECTS	ะกมเกิร
FOILE	AN FLEUID	Milian

J U

group in, thus "pulling" the program in by its own bootstraps.

Using a Monitor. The ability to preserve a program for later recall is important, but it doesn't solve two major nuisances: (1) you still have to key in the program bit-by-bit the first time; and (2) every time you make an error in the program, you have to key in the changes, some of which may be traumatic and complex. One of the best ways to solve this kind of inconvenience is to provide a small monitor. A monitor is just another computer program, but one that is designed to make computer use more convenient. This program reads characters from a terminal (or a separate keyboard), with these characters specifying the bit patterns to put into memory.

The simplest monitor has three basic commands: Load, Dump and Go. A command is a single letter typed at a time when the monitor is not otherwise engaged in some activity. Typical commands are single letters like "L" for Load, "D" for Dump and "G" for Go. When you type in "L" you are directing the monitor program to accept keyboard input and load it into memory; "D" means you want to display contents of memory on your terminal or display device; "G" is your means of transferring control out of the monitor into the program you have previously loaded.

Most programmers now use the hexadecimal number system for communicating with the machine, although there are "pockets" of users of octal. Hex and octal are, of course, just shorthand notations for binary code. Hex digits allow us to specify four bits with one symbol, octal allows three. The hexadecimal digits are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. (The letters A through F stand for decimal equivalent values 10 through 15, respectively.) The monitor, for utmost simplicity, uses only hexadecimal digits for the specification of addresses and data byte values.

Each of the command letters (L, D or G) is followed by an address that specifies where to start. For the Load command, that address is where the first byte of data from the keyboard will be stored; for Dump, it is the address from which data will begin being displayed; for Go, it is the address that is to be placed into the CPU's program counter. Whenever the Go command's address has been supplied, control is transferred to that

location. Whenever the Dump command's address has been given, data displaying will begin. However, after the Load command's address, the monitor will expect more bytes (one after another) to be loaded into successive locations in memory.

A small monitor for the 8080 microprocessor that you can use as a model is shown opposite. Each command is stopped by resetting the CPU. thus returning control to the top of the monitor. Notice some error correction conventions that have been instituted to save you some time: numbers are assumed to consist of any number of hex digits but if the monitor wants an address, only the least-significant four digits are used. Likewise, for a data byte, only the least-significant two hex digits are preserved. This means that if you've made an error, just keep typing. Hex digits end with any character that is not a hex digit; most people find that the space character is the most convenient.

News Items. The extremely popular 8080, originally from Intel, is now being supplied by other semiconductor makers as well. The TI TMS8080 is identical to the original 8080, which Intel no longer makes. Intel's newer device, the 8080A, is functionally identical but has better current drive capacity. Intel has another part, the 8080A-1, that II go faster so that AMD's 9080 (which is supposed to run 50% faster than the original Intel part) will have a competitor. So, if you are using the 8080, be sure to check the diagrams to see that your part matches the requirements.

The new MOS Technology 6501 is destined to become a popular CPU among hobbyists, if only because of its dramatically low price (\$20 at press time). The device is modelled after Motorola's 6800, although with some major differences. All of the Motorola support parts like memory I/O chips can be used with the 6501, so you can get on board quickly. The Motorola software, however, cannot be executed on the 6501 without revision.

The 6501 is capable of operation at twice the Motorola part's speed; some parts may operate three times as fast. The introduction of this part is likely to start the real price war that has been brewing in the microprocessor business. Even with the new support chip for the 8008 that Intel has announced, it seems unlikely that it can compete with the 6501 for hobbyist use.

OUICK.... what number is this?



If you have to read your microcomputer like this-bit by bit, from rows of lights-the computer's making you do its work. And if you have to use rows of toggle switches to program it, you might wonder why they call the computer a labor-saving device!

Contrast the layout of a typical pocket calculator. A key for each number and function; six easy-to-read digits. Why not design microcomputers like that?



Here they are! The modular micros from Martin Research. The keyboard programs the computer, and the bright, fullydecoded digits display data and memory addresses. A Monitor program in a PROM makes program entry easy. And, even the smallest system comes with enough RAM memory to get started!

Both the MIKE 2 system, with the popular 8008 processor, and the 8080-based MIKE 3 rely on the same universal bus structure. This means that accessories-like our 450 ns 4K RAM-are compatible with these and other 8-bit CPUs. And, systems start at under \$300! For details, write for your...

FREE CATALOG!



MIKE 2 MANUAL..


book includes full information on the MIKE 2 system, with schematics.

Price for orders received \$19 by November 15, 1975... Includes a certificate worth \$10 towards modular micro system, good 90 days. (Offer valid, USA only.) After 11/15: \$25

modular micros martin research

Martin Research / 3336 Commercial Ave Northbrook, IL 60062 / (312) 498-5060 CIRCLE NO. 49 ON FREE INFORMATION CARD 103

NOVEMBER 1975





By Jerry Ogdin

SOFTWARE TOOLS

N O MATTER how small the computer, even the most dedicated programmer will rapidly become bored with binary notation.

Some hobbyists use a Teletype as there are several older models on the market at reasonable prices. Even with a Teletype, though, you need some software to convert those keystrokes into something meaningful in memory. If you can't afford a Teletype, you can almost always use an en-

coded keyboard. These are frequently on the surplus market for less than \$25.00.

A terminal is important, but it is only one tool in the computer hobbyist's kit. Once you've written a program and gotten it into storage, you ought to use the cassette interface (HIT) described in September's column. With this tool, you have to "button in" the program bit-by-bit only once. After it is in storage, you can write it out to be taped

and read in the next time you want it. Of course, if your only storage medium is RAM, you'll lose the memory contents when you turn the computer off. So, it's a good idea to copy the latest version of a program out to tape as a backup.

Also, if your only storage medium is RAM, you'll have to reenter the tape reading routine laboriously through the switches (or the terminal) each time the computer power is turned on. That is a good reason for having a small program, called a bootstrap loader, kept in read-only memory. This program makes it possible to read data from the tape and then execute that data. Such a read-in program is usually somewhat larger and more powerful, so it reads in several records (perhaps using the bootstrap program as a subroutine), which make up an even larger and more sophisticated program. The effect, then, is to use one group of records to read the next

		THIS IS THE POPULAR FLECTRONICS SUPER-		3E20	MVI A,	Y .
		SIMPLE MONITOR. COMMANDS ARE:		CD0301	CALL WRCHR	FETCH BYTE TO DUMP
	-	D XXXX (DUMP FROM XXXX)	00A2:		MORE: LDAX B	FEICH BILL TO DOLL
		L XXXX (LOAD FROM XXXX)	2.0	1F	RAR	and the second s
				1F	RAR	
				1F	RAR	
			1	1F	RAR	
				CDED00	CALL CVTAS	; ISSUE MSB
			1	OA	LDAX B	
		RDCHR EQU 0100H ; YOUR READING ROUTINE		CDEDOO	CALL CVTAS	11.1
			i		MVI A,	
		MONITOR ENTRY POINT	1	3E20	CALL WRCHR	
				CD0301	INX B	ACQUIRE NEXT CELL
	21 2	PEMON: LXI SP, STACK ; INITIALIZE	1	03		, Acquire mine
0040:	315503	CALL CRIE : ISSUE CARRIAGE RETURN,		C37700	JMP DUMP+3	
	CD0601	MVI A.'?' ; LINE FEED AND ?	ı		, THIS ROUTINE READS ON	E OR MORE HEXADECIMAL
	3E3F		•	4 1 1		
	CD0301	CALL WRCHR : AWAIT COMMAND			. BUD ACCUMULATES A SIX	TEEN-BIT NUMBER IN
	CD0001		1			
	E67F				- MIN TRACE-CICNIFICANT	FOUR BITS OF THE (H, L).
	FE4C	CPI 'L'	l .		CONTROL IS RETURNED W	UNNEUER THE DEPENDENT
	CA6300	JZ LOAD ; "LOAD" COMMAND	1		; ROUTINE ("RDHEX") SET	C THE CARRY BIT TRUE.
	FE44	CPI 'D'	1 .		; ROUTINE ("RUHEA") SEI	START OFF VALUE AT 0
	CA7400	JZ DUMP ; "DUMP" COMMAND	00B7:	210000	RDNUM: LXI H,0	GO GET A HEX DIGIT
	FE47	CPI 'G'	1	CDD600	CALL RDHEX	: AWAIT HEX DIGIT
	C24000	TMT DEMON :ERROR		DAB700	JC RDNUM	AWALT REA DIGIT
	C24000	MILE THE "CO" COMMAND PROCESSOR. WE	0000:		RDNXT: DAD H	;SHIFT (H,L) LEFT 4
		NOW EXPECT A 16-BIT DESTINATION ADDRESS	1	29	DAD H	
		; AND THEN TRANSFER TO IT		29	DAD H	
		; AND THEN TRANSFER TO 11		29	DAD H	
005F:	CDB700	CALL RDNUM		B5	ORA L	;PLACE NEW FOUR BITS IN
	E9	PCHL ; "GO"	1.	6F	MOV L,A	
			1	CDD600	CALL RDHEX	GO GET NEXT DIGIT
1		USER IS EXPECTED TO TYPE IN A 16-BIT ADDRESS	l .		RC RC	THE NUMBER'S FINISHED
			i i	D8 -	JMP RDNXT	GO PROCESS NEXT DIGIT
			1	C3C000	; THIS ROUTINE READS A	WIMDER UTA "PONUM" AND
			1		; THIS ROUTINE READS A	NOT DATE
		. WEDMINATED WITH A COLON WILL BE IGNORED.	1		; PLACES IT INTO THE (F	GET THE VALUE IN (H,L)
		LOAD: CALL RDNR2 ;GET USER'S ADDRESS	00CD	CDB700	RDNR2: CALL RDNUM	GET THE VALUE IN (H,D)
0063	CDCDOO	CALL RONUM ; GET A BYTE		44	MOV B,H	; THEN MOVE IT
	CDB700	CPI ':'	1	4D	MOV C,L	
ľ	FE3A		1.	C9	RET	
	CA6600		1	C	. MUTC POUTTNE READS IN	AN ASCII CHARACTER,
	7D		1		. CORDIDE OFF DARITY AND	EXAMINES IT FOR
	02		1			
	03	INX B	1			
1	C36600	JMP LOAD+3 ; (GET W/ CPU RESET)			; A HEA-DIGIT THE N NEW	AND THE CARRY IS CLEARED.
	42000	; THIS IS THE "DUMP" COMMAND PROCESSOR.			, BIT VALUE APPROPRIATE	IS LEFT UNTOUCHED AND THE
1	-	mun ucen to EVECTED TO SUPPLY A 16-BIT	1		; ANY OTHER CHARACTER .	IS LEFT UNICOCKED THE
		STARTING ADDRESS. WHENEVER THE LEAST-SIG-	1		; CARRY IS SET.	TRANSLATE '0''9'
		HIFICANT FOUR BITS OF THE ADDRESS OF THE	0003	: D630	RDDIG: SUI '0'	TRANSLATE U
		, NIFICANT FOUR BITS OF THE CARRIAGE IS RETURNED	1	C9	RET	
l .		; NEXT BYTE ARE ZERO, THE CARRIAGE TO RETURN BY COLON)	0006	: CD0001	RDHEX: CALL RDCHR	; ***ENTRY POINT***
i		; AND THE ADDRESS IS PRINTED (FOLLOWED BY COLON) .		E67F	ANI O7FH	REMOVE PARITY BIT
0074	: CDCD00	DUMP: CALL RDNR2 ;GET STARTING ADDRESS	1	FE30	CPI '0'	
	79	MOU A.C : CHECK TO SEE IF	1	DB .	RC ·	CHAR LESS THAN 'O' (NOT HEX)
•	EGOF	ANI 15 ; NEW-LINE TIME.	1	PE3A	CPI '9'+1	
•	C2A200	JNZ MORE ; NO. JUST PRINT	1	DAD300		; IN RANGE 09
	CD0601	CALL CRLF START NEW LINE	1	FE41	CPI 'A'	
1	78	MOV A,B ;GET MSB OF ADDRESS	1		RC	BETWEEN 9 AND A
1	1F	RAR	1	D8	CPI 'F'+1	
		RAR	1	FE47	CMC	
	15	RAR	1	3 P		NOT HEX CHARACTER
1	1.F		1	D8	RC	TRANSLATE 'A' 'F'
1	1F	RAR		D637	SUI 'A'-10	TRANSLAIR A
ľ	CDED00	CALL CVTAS MOV A.B ;GET 2ND DIGIT	- 1	C9	RET	OF WINDER IN THE
Į.	78				; THIS ROUTINE CONVERT	S A BINARY NUMBER IN THE
1	CDED00	CALL CVTAS			: LEAST-JIGNIFICANT BI	TS OF THE A-REGISTER TO
1	79	MOV A,C ;GET 3RD DIGIT	1		 AN ASCII CHARACTER R 	EPRESENTING THE HEX VALUE
1	1P	RAR	1		; AND THEN ISSUES IT A	S OUTPUT.
1	1P	RAR	1 0000	: E60F	CVTAS: ANI 15	
ł	1F	RAR	0061	C630	ADI '0'	SHIFT DIGITS INTO ASCII
1	1F	RAR	1		CPI '9'+1	; SEE IF IT WAS 09
1	CDEDOO	CALL CYTAS	i	FE3A		
1	79	MOV A,C ; DO LAST DIGIT	1	DV030		CONVERT TO 'A' IF'
1		CALL CYTAS		C607		,
1	CDEDOO	MVI A,':' ; MARK ADDRESS SPECIALLY	1	C3030	1 JMP WRCHR	**,₩
1	3E3A		1			
1	CD0301	CALL WRCER	•		• • •	Fu?ULAR ELECTRONI
					* * * * * * * * * * * * * * * * * * *	I O. OLMA ELECTRONIC

J

group in, thus "pulling" the program in by its own bootstraps.

Using a Monitor. The ability to preserve a program for later recall is important, but it doesn't solve two major nuisances: (1) you still have to key in the program bit-by-bit the first time; and (2) every time you make an error in the program, you have to key in the changes, some of which may be traumatic and complex. One of the best ways to solve this kind of inconvenience is to provide a small monitor. A monitor is just another computer program, but one that is designed to make computer use more convenient. This program reads characters from a terminal (or a separate keyboard), with these characters specifying the bit patterns to put into memory.

The simplest monitor has three basic commands: Load, Dump and Go. A command is a single letter typed at a time when the monitor is not otherwise engaged in some activity. Typical commands are single letters like "L" for Load, "D" for Dump and "G" for Go. When you type in "L" you are directing the monitor program to accept keyboard input and load it into memory; "D" means you want to display contents of memory on your terminal or display device; "G" is your means of transferring control out of the monitor into the program you have previously loaded.

Most programmers now use the hexadecimal number system for communicating with the machine, although there are "pockets" of users of octal. Hex and octal are, of course, just shorthand notations for binary code. Hex digits allow us to specify four bits with one symbol, octal allows three. The hexadecimal digits are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. (The letters A through F stand for decimal equivalent values 10 through 15, respectively.) The monitor, for utmost simplicity, uses only hexadecimal digits for the specification of addresses and data byte values.

Each of the command letters (L, D or G) is followed by an address that specifies where to start. For the Load command, that address is where the first byte of data from the keyboard will be stored; for Dump, it is the address from which data will begin being displayed; for Go, it is the address that is to be placed into the CPU's program counter. Whenever the Go command's address has been supplied, control is transferred to that

location. Whenever the Dump command's address has been given, data displaying will begin. However, after the Load command's address, the monitor will expect more bytes (one after another) to be loaded into successive locations in memory.

A small monitor for the 8080 microprocessor that you can use as a model is shown opposite. Each command is stopped by resetting the CPU, thus returning control to the top of the monitor. Notice some error correction conventions that have been instituted to save you some time: numbers are assumed to consist of any number of hex digits but if the monitor wants an address, only the least-significant four digits are used. Likewise, for a data byte, only the least-significant two hex digits are preserved. This means that if you've made an error, just keep typing. Hex digits end with any character that is not a hex digit; most people find that the space character is the most convenient.

News Items. The extremely popular 8080, originally from Intel, is now being supplied by other semiconductor makers as well. The TI TMS8080 is identical to the original 8080, which Intel no longer makes. Intel's newer device, the 8080A, is functionally identical but has better current drive capacity. Intel has another part, the 8080A-1, that'll go faster so that AMD's 9080 (which is supposed to run 50% faster than the original Intel part) will have a competitor. So, if you are using the 8080, be sure to check the diagrams to see that your part matches the requirements.

The new MOS Technology 6501 is destined to become a popular CPU among hobbyists, if only because of its dramatically low price (\$20 at press time). The device is modelled after Motorola's 6800, although with some major differences. All of the Motorola support parts like memory I/O chips can be used with the 6501, so you can get on board quickly. The Motorola software, however, cannot be executed on the 6501 without revision.

The 6501 is capable of operation at twice the Motorola part's speed; some parts may operate three times as fast. The introduction of this part is likely to start the real price war that has been brewing in the microprocessor business. Even with the new support chip for the 8008 that Intel has announced, it seems unlikely that it can compete with the 6501 for hobbyist use.

QUICK.... what number is this?

If you have to read your microcomputer like this—bit by bit, from rows of lights—the computer's making you do its work. And if you have to use rows of toggle switches to program it, you might wonder why they call the computer a labor-saving device!

Contrast the layout of a typical pocket calculator. A key for each number and function; six easy-to-read digits. Why not design microcomputers like that?



Here they are! The modular micros from Martin Research. The keyboard programs the computer, and the bright, fully-decoded digits display data and memory addresses. A Monitor program in a PROM makes program entry easy. And, even the smallest system comes with enough RAM memory to get started!

Both the MIKE 2 system, with the popular 8008 processor, and the 8080-based MIKE 3 rely on the same universal bus structure. This means that accessories-like our 450 ns 4K RAM-are compatible with these and other 8-bit CPUs. And, systems start at under \$300! For details, write for your...

FREE CATALOG!



MIKE 2
MANUAL...
This looseleaf book includes full information on the MIKE 2 system, with schematics.

Price for orders received by November 15, 1975... \$19 Includes a certificate worth \$10 towards a modular micro system, good 90 days. (Offer valid, USA only.) After 11/15: \$25.

modular micros martin research

Martin Research / 3336 Commercial Ave Northbrook, IL 60062 / (312) 498-5060 CIRCLE NC. 49 ON FREE INFORMATION CARD 103

NOVEMBER 1975

J