

# MODEL RAM16 16K Static RAM INSTRUCTIONS

The RAM16 is an S100 compatible 16,384  $\times$  8 static memory board. It features:

- \* 250 or 450 nanosecond versions.
- \* Addressable in 4K steps by easily accessible DIP switch.
- \* Memory protection in lK increments defined by an easily accessible DIP switch. Protection may be from the bottom board address up or from the top down.
- \* Memory protection activated/deactivated by a large, easily accessed switch.
- \* May deactivate up to six lK segments of the board to create "holes" for other devices. Accomplished with jumpers.
- \* Wait states selected by DIP switch.
- \* SOL Phantom line DIP Switch.
- \* 8 bank select lines provided for expansion into \( \frac{1}{2} \) million byte systems.
- \* All data, address, and control lines input buffered.
- \* Ignores I/O commands at board address.
- \* Assembled, tested, and burned-in at factory.
- \* 1.3 A typical current consumption.

## INSTALLATION & OPERATION

Prior to installing the RAM16 into an S100 chassis, power




must be removed from the bus. Note that this precaution should be followed for any card on the S100 bus due to the close proximity of various power signals on the bus.

The only other operating instructions involve setting up the switches as described in the following paragraphs.

#### **SWITCHES**


The RAM16 is supplied with two DIP Switches. When setting these switches, it is recommended that a pencil or other small pointed object be used to push the switch lever, thus ensuring that the switch lever is firmly snapped into position. A relatively small amount of positional offset could cause the switch to be off when it should be on.

In the following tables of switch settings, a "one" means that the bottom of the switch is pushed in toward the board (it also means that the top of the switch is protruding). An example:



NOTE: (Some switches are marked ON/OFF; ON corresponds to a logic 0 and OFF to a logic 1.)

The top left switch is labeled S1 and controls board address (4K steps), wait states (0, 1, or 2) and phantom line selection. S2 is to the right of S1 and selects the memory protection boundary address. S3 is a single large switch which activates the memory protect feature.



### ADDRESSING

Address selection is accomplished using switch S1, positions 1 thru 4. The board address can be placed on any 4K boundary:



	c,	Switch						
	31							
Addressing	1	2	3	4				
0-3FFF	0	0	0	0				
1000-4FFF	0	0	0	1				
2000-5FFF	0	0	1	0				
3000-6FFF	0	0	1	1				
4000-7FFF	0	1	0	0				
5000-8FFF	0	1	0	1				
6000-9FFF	0	1	1	0				
7000-AFFF	0	1	1	1				
8000-BFFF	1	0	0	0				
9000-CFFF	1	0	0	1				
A000-DFFF	1	0	1	0				
BOOO-EFFF	1	0	1	1				
COOO-FFFF	1	1	0	0				
D000-OFFF	1	1	0	1				
E000-1FFF	1	1	1	0				
F000-2FFF	1	1	1	1				

## MEMORY PROTECT

1011

1 1 0 0

1 1 0 1

1 1 1 0

1111

Memory protection is controlled by switches 2 and 3. Switch 2 is a four position switch, which represents the protection boundary address relative to the board address. Switch 3 enables or disables the total protect function. When S3 is on, data will be protected up to and including the boundary 1K bank. Protection occurs in 1K steps:

Addresses relative to

	Board		
Switch 2		,	Amount
Pos. 4 3 2 1	Protected	Unprotected	Protected
$0 0 0 \overline{0}$	0-3FF	400-3FFF	1K
0 0 0 1	0-7FF	800-3FFF	2K
0 0 1 0	O-BFF	C00-3FFF	3K
0 0 1 1	O-FFF	1000-3FFF	4K
0 1 0 0	0-13FF	1400-3FFF	5K
0 1 0 1	0-17FF	1800-3FFF	6K
0 1 1 0	O-1BFF	1C00-3FFF	7K
0 1 1 1	O-1FFF	2000-3FFF	8K
1 0 0 0	0-23FF	2400-3FFF	9K
1 0 0 1	0-27FF	2800-3FFF	10K
1 0 1 0	O-2BFF	2C00-3FFF	11K

0-2FFF

0-33FF

0-37FF

0-3BFF

0-3FFF

NOTE: An easy way to keep track of the protect address is to observe that switch 2, position 4, corresponds to Al3, position 3 to Al2, position 2 to Al1, position 1 to Al0.

3000-3FFF

3400-3FFF

3800-3FFF

3C00-3FFF

none

12K

13K

14K

15K

16K



Furthermore, Al3 and Al2 are the LSB's of the MSB hex address digit and ALL and Al0 are the MSB's of the 2nd MSB hex address digit. For example, if the switches are 1001, this corresponds to hex address 2400 (xx10 01xx xxxx xxxxx). Since all addresses with MSB's  $\leq$  2400 plus board address will be protected:

\* protected data=board address

to board address + 27FF

\* unprotected data=board address + 2800 to board address + 3FFF

A table at the end of this instruction manual shows all combinations of board addresses and protection.


A jumper option allows for the protection of data from the boundary address to the end of the 16K board address (ie. protection from the top down):



Break 1-2 and jump 3-4 for top down memory protection

## SEGMENT DISABLE

Provision is made for the installation of up to six jumpers between memory addressing logic and board disable inputs. This disables sections of the memory so that the RAM16 board stays off of the S100 bus during computer access of the disabled section. The six disable inputs may be connected to any of the 16 lK chip enables, or to address lines which allow for disabling 2K, 4K, or 8K segments. To disable a lK segment, a jumper should be added from one of the pads labeled 0-15 to one of the 6 pads labeled segment disables. For example, to disable segment 2:




Note that on some early boards the segment disables are incorrectly labeled 1-16 instead of 0-15.

Four more pads are provided for jumping All\*, Al2\*, Al3\* or Al3.

If one is not using all of the memory chips possible, then the ones to leave out are CSO for segment 0, CS1 for segment 1, etc. as marked on the board. For example if one is disabling a segment at F800-FBFF, then a jumper should be added from CS14 to the disables; the 2 memory chips at CS14 could then be removed. A table is attached which shows the chip select signal corresponding to a given address. Note that the segment disable jumper does not change even if the board address is changed.

#### BANK SELECT

Provision is made for 8 bank select signals on S100 pins 14, 15, and 61-66. Either an 8 position DIP switch or jumpers may be used to define the active bank.



These lines directly define the active bank(s) by their DC state (rather than by pulses). These lines may be controlled directly from switches or from the forthcoming Problem Solver memory management feature.

## WAIT CYCLES

In the event that your computer is capable of operation at a faster rate than the Problem Solver board you have chosen, provision is made to synchronize the memory to the computer using the PREADYline of the S100 bus. Switch S1 positions 5 and 6 select the wait state by being placed in the "1" state:

	Switch 1
Provision	5 6
0 wait states	x 0
1 wait states	0 1
2 wait states	1 1

#### SOL "PHANTOM"

The SOL system requires that the first block of memory be disabled for the first few machine cycles after power up to allow the monitor to initialize the system.

The RAM16 is disabled by means of the "PHANTOM" signal on pin 67 of the bus. This feature may be incorporated on the RAM16 by placing Switch 1, position 7 in the "0" state. It is disabled by placing the switch in the "1" state.



#### TESTING

Each RAM16 memory board undergoes a thorough testing program consisting of a 40 hour burn-in with power on followed by one-hour of a proprietary "Blitz test" which operates the boards at their maximum rate, and fails them if they make one error.

#### WARRANTY

Problem Solver Systems, Inc. (PSS) warrants its products against defects in workmanship and material. If any failure, resulting from a defect in either workmanship or material, shall occur under normal and proper use within 365 days from the original date of purchase, such failure shall be corrected free of charge to the original purchaser by repair or, at the sole option of PSS, replacement of the defective part or parts. No charge shall be made for labor or services performed during said 365-day period, providing the product is brought to PSS or to an authorized PSS Service Center.

This warranty will not cover equipment should PSS determine that said equipment has been tampered with in any way, or damaged by accident, negligence, alteration, or misapplication.


All equipment requiring service (whether under warranty or not) should be reported to your distributor, who will either suggest an authorized PSS Service Center or obtain authorization for you to send it to PSS. Equipment must not be returned to PSS until written authorization is secured. Equipment must then be returned transportation prepaid, properly packed, and insured. This warranty applies only to the original purchaser. NOTE: Warranty does not cover subsystems or portions of systems not manufactured by Problem Solver Systems, Inc.


## OUT OF WARRANTY SERVICE

Problem Solver Systems, Inc. services everything sold promptly and at a reasonable cost. If a product requires service, return it postpaid and it will be tested promptly.

You will then be advised of the repair cost either by phone (if you include your number) or by postcard. The minimum repair fee is \$7.50. Repair and shipping require one working day after approval.







H C S	High High High High Park	[0]N
817 4-7 = 4 2//4 = 5//4 = 5//4	7/1/2 2020 201/1/2 2020 201/2 2020 2	2049 8797 8797
#150-3 # 2114 CS.5	#C /3   13   15   2//4   15   2//4   16   2//4   16   2//4   16   2//4   16   2//4   9	FC 4 8 8797
IP LAYOUT B Irs 4-7 エミュ エピフ エピフ	ZC/8 ZC/8 ZC/8 ZC/3 ZC/3 ZC/3 ZC/3 ZC/3 ZC/3 ZC/3 ZC/3	h/57 h/57 h/57
M16 CH.		#545 LS /4
S3	30	7 ZC44
25.	25.66 00000000000000000000000000000000000	BANK
	FE 26 15 15 15 15 15 15 15 15 15 15 15 15 15	E 437

CHIP SELECT VS. ADDRESS

Board Address

DUCTINFORMATION																			
	=4	F000	0000	0007	8000	0000	1000	1400	1800	1000	2000	2400	2800	2000	F000	00.79	00	F 800	2004
	····	E000	0000	4000,	8000	0000	1000	1400	1800	1000	E000	E400	E800	EC00	F000	# VO 0	000	000	33.1
		D000	0000	4000	8000	0000	D000	D400	D800	DC00	E000	E400	E800	EC00	F000	7400		7000 T	200
		0000	0000	C400	0800	0000	0000	D400	D800	0000	E000	E400	E800	ECOO	F000	P400		FC00	
		B000	0000	C400	C800	0000	0000	D400	0800	DC00	E000	E400	E800	EC00	B000	8400	000	. BC00	
		A000	0000	C400	0080	0000	0000	D400	08α	0000	A000	A400	A800	AC00	B000	B400	RROO	1	-
		0006	0000	C400	0080	0000	0006	0076	0086	0006	A000	A400	A800	AC00	B000	B400	BROO	BC00	
		8000	8000	8400	8800	8000	0006	9400	0086	0006	A000	A400	A800	AC00	B000	B400	B800	BC00	1
		7000	8000	8400	0088	8000	0006	9400	9800	0006	A000	A400	A800	AC00	7000	7400	7800	7000	
		0009	8000	8400	8800	8000	9000	9400	9800	0006	0009	6400	6800	9009	7000	7400	7800	7000	
		5000	8000	8400	8800	8000	5000	5400	5800	2000	0009	6400	. 0089	9009	7000	7400	7800	7000	
		4000	4000	0055	4800	4000	2000	5400	5800	5000	0009	6400	6800	9009	7000	7400	7800	7000	
		3000	4000	4400	4800	4000	2000	5400	5800	2000	6000	6400	6800	0009	3000	3400	3800	3000	
		2000	4000	4400	4800	4000	2000	5400	5800	5000	2000	2400	2800	2000	3000	3400	3800	3000	
		1000	4000	4400	4800	4000	1000	1400	1800	1000	2000	2400	2800	2000	3000	3400	3800	3000	
		0000	0000	0400	0800	0000	1000	1400	1800	IC00	2000	2400	2800	2000	3000	3400	3800	3000	
Addr	Lines	13-10	0000	0001	00100	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
	Chip	Select	0	1	2	3	4	5	9	7	∞ .	6	10	Ħ	12	13	14	15	

CSO will be active. Notice also that a given address will always result in the same CS, thus simplifying board disable. Shows the chip select that will be activated for a given address. For example, if the board address is 1000 and the actual address is between 4000 and 43FF,