
# 84 Static Pam

# MYES? WYUNYF





#### REPAIR AGREEMENT

The 8K Memory Board sold hereunder is sold "as is", with all faults and without any warranty, either expressed or implied, including any implied warranty of fitness for intended use or merchantability. However, the above notwithstanding, VECTOR GRAPHIC, INC., will, for a period of ninety (90) days following delivery to customer, repair or replace any 8K Memory Board that is found to contain defects in materials or workmanship, provided:

- 1. Such defect in material or workmanship existed at the time the 8K Memory Board left the VECTOR GRAPHIC, INC., factory;
- 2. VECTOR GRAPHIC, INC., is given notice of the precise defect claimed within ten (10) days after its discovery;
- 3. The 8K Memory Board is promptly returned to VECTOR GRAPHIC, INC., at customer's expense, for examination by VECTOR GRAPHIC, INC., to confirm the alleged defect, and for subsequent repair or replacement if found to be in order.

Repair, replacement or correction of any defects in material or workmanship which are discovered after expiration of the period set forth above will be performed by VECTOR GRAPHIC, INC., at Buyer's expense, provided the 8K Memory Board is returned, also at Buyer's expense, to VECTOR GRAPHIC, INC., for such repair, replacement or correction. In performing any repair, replacement or correction after expiration of the period set forth above, Buyer will be charged in addition to the cost of parts the then-current VECTOR GRAPHIC, INC., repair rate. At the present time the applicable rate is \$35.00 for the first hour, and \$18.00 per hour for every hour of work required thereafter. Prior to commencing any repair, replacement or correction of defects in material or workmanship discovered after expiration of the period for no-cost-to-Buyer repairs, VECTOR GRAPHIC, INC., will submit to Buyer a written estimate of the expected charges, and VECTOR GRAPHIC, INC., will not commence repair until such time as the written estimate of charges has been returned by Buyer to VECTOR GRAPHIC, INC., signed by duly authorized representative authorizing VECTOR GRAPHIC, INC., to commence with the repair work involved. GRAPHIC, INC., shall have no obligation to repair, replace or correct any 8K Memory Board until the written estimate has been returned with approval to proceed, and VECTOR GRAPHIC, INC., may at its option also require prepayment of the estimated repair charges prior to commencing work.

Repair Agreement void if the enclosed card is not returned to VECTOR GRAPHIC, INC. within ten (10) days of end consumer purchase.

# 8K RAM BOARD

# TABLE OF CONTENTS

SUBJECT	PAGE
INTRODUCTION	1
PARTS LIST	2
SCHEMATIC	2A
COMPONENT DIAGRAM	2B
USERS GUIDE	3
MEMORY TEST PROGRAM	4
MACHINE LANGUAGE TEST PROGRAM	5
ERROR MAPPING MEMORY TEST	10
TROUBLE SHOOTING	18
HOW TO LOCATE BAD MEMORY CHIPS	19
GENERAL TROUBLE SHOOTING GUIDE	20
ASCII CODE CHART	23

				·	

#### INTRODUCTION


THE VECTOR GRAPHIC 8K STATIC MEMORY BOARD IS DESIGNED TO BE PLUG-IN COMPATIBLE WITH YOUR VECTOR 1, ALTAIR, IMSAI AND POLY 88 SYSTEMS. WE HAVE PROVIDED A HIGH QUALITY PRODUCT BY USING THE FINEST AVAILABLE MEMORY CHIPS AND AEROSPACE QUALITY PRINTED CIRCUIT BOARD. THE MEMORY OPERATES AT THE MAXIMUM SPEED OF 8080A MPU OR Z-80 MPU CAPACITY WITH NO WAIT STATES REQUIRED. THE MEMORY CHIP ADDRESS INPUTS ARE BUFFERED TO REDUCE THE CAPACITANCE LOADING ON THE ADDRESS BUS, A MAJOR PLUS SINCE THIS COULD EXCEED 2000 PF IN A LARGE SYSTEM. ADDRESS SELECTION IS BY MEANS OF A DIP SWITCH LOCATED ON THE UPPER EDGE OF THE BOARD. WITH THIS FEATURE YOU MAY CHANGE THE BOARD ADDRESS FOR PROGRAMS THAT RUN IN HIGH MEMORY WITHOUT HAVING TO REMOVE THE BOARD FROM THE COMPUTER. ANOTHER CONVENIENCE IS THE OUTPUT DISABLE FEATURE WHICH PERMITS START UP OF THE COMPUTER WITHOUT THE FRONT PANEL SWITCHES. FURTHER, THE BOARD CAN BE WRITE PROTECTED. TYPICAL POWER CONSUMPTION OF THE 250 NS BOARD IS 1.6 AMPS USING FAIRCHILD 2102LHPC CHIPS.

IF THERE IS ANYTHING THAT YOU DO NOT UNDERSTAND, PLEASE DO NOT HESITATE TO CALL OR WRITE US!

# PARTS LIST

QTY.	DESCRIPTION
1	PRINTED CIRCUIT BOARD
64	2102LHPC STATIC RAMS OR EQUIVALENT
1	4-POSITION DIP SWITCH
4	7805 REGULATORS
4	SETS OF HARDWARE FOR THE REGULATORS 6-32X3/8" SCREWS, NUTS AND LOCKWASHERS
2	74367/8097 TRI-STATE BUS DRIVERS
2	7414 SCHMITT TRIGGERS
1	74LS42 ONE OF EIGHT DECODER
1	74LS86 EXCLUSIVE OR GATE
1	74LS30 8 INPUT NAND GATE
1	74LS00 QUAD 2 INPUT NAND GATE
1	22 MFD 16 VOLT AXIAL ELECTROLYTIC CAPACITOR
24	0.1 MFD 50 VOLT MONOLITHIC RADIAL CAPACITORS
1	470 PF 50 VOLT AXIAL CERAMIC CAPACITOR
7	4.7K RESISTORS 1/4 WATT (BANDS OF YELLOW, VIOLET, RED)
4	IN4002 DIODES
5	14 PIN IC SOCKETS
67	16 PIN IC SOCKETS
4	THERMALLOY #6073B HEAT SINKS

,			\$	



T.				

#### USERS GUIDE

## POWER SUPPLY CONSIDERATIONS

FOR RELIABLE OPERATION, AN ADEQUATE, UNREGULATED 8 VOLT SUPPLY MUST BE PROVIDED. THE REGULATORS ON THE 8K BOARD REQUIRE AT LEAST 2 VOLTS DROP TO REGULATE PROPERLY. THIS MEANS THAT THE TROUGH OF THE UNREGULATED SUPPLY WAVEFORM MUST BE AT LEAST 7 VOLTS. TO ALLOW FOR NORMAL LINE VOLTAGE FLUCTUATIONS, AT LEAST 10% MARGIN SHOULD BE MAINTAINED ABOVE THIS. THUS WITH 1 VOLT PEAK-PEAK RIPPLE, THE AVERAGE UNREGULATED SUPPLY VOLTAGE SHOULD BE AT LEAST 8.2 VOLTS. TO MAINTAIN LESS THAN 1 VOLT P-P RIPPLE, AT LEAST 8000 MFD OF FILTER CAPACITANCE SHOULD BE PROVIDED PER AMPERE OF TOTAL CURRENT DRAIN. IF YOUR COMPUTER SUPPLY IS NOT ADEQUATE, WE OFFER A REPLACEMENT POWER TRANSFORMER WHICH WILL PRODUCE +8V, 18A; ±16V, 2.5A. CONTACT US FOR FURTHER INFORMATION.

#### LINE TRANSIENTS

MOST OF US HAVE EXPERIENCED THE FRUSTRATION OF SPENDING A LOT OF TIME WORKING ON A PROGRAM, ONLY TO HAVE A POWER LINE TRANSIENT CAUSE THE PROGRAM TO BOMB. THIS PROBLEM IS USUALLY DUE TO HIGH FREQUENCY TRANSIENTS CAUSED BY MOTOR STARTING CONTACTORS OR INDUCTIVE ENERGY STORAGE SOMEWHERE ON THE POWER DISTRIBUTION SYSTEM. ACTUAL POWER OUTAGES ARE RELATIVELY RARE. MEMORY WRITE PROTECTION OR STANDBY POWER SOURCES WILL NOT PREVENT THIS PROBLEM. IT IS RECOMMENDED THAT A POWER LINE FILTER BE INSTALLED IN YOUR COMPUTER AS CLOSE TO THE LINE CORD ENTRY POINT AS POSSIBLE. A CORCOM MODEL 3B1 OR EQUIVALENT IS VERY EFFECTIVE. VECTOR GRAPHIC SYSTEMS HAVE A POWER LINE FILTER AS STANDARD EQUIPMENT.

#### **VENTILATION**

IT IS RECOMMENDED THAT ADEQUATE FORCED VENTILATION BE PROVIDED IN ENCLOSED CABINETS. IF THE COMPUTER IS OPERATED WITHOUT A COVER, ALLOW 2 SLOTS SEPARATION OR 1.5" BETWEEN BOARDS. IF YOU CAN'T HOLD YOU FINGER ON THE HEAT SINK FOR AT LEAST A FEW SECONDS, THE VENTILATION IS NOT ADEQUATE.

#### ADDRESS SELECTION

THE ADDRESS RANGE THAT THE BOARD RESPONDS TO IS SELECTED BY THE THREE LEFT SWITCHES ON THE DIP SWITCH. THEY ARE ARRANGED IN EXACTLY THE SAME CONFIGURATION AS THE MOST SIGNIFICANT FRONT PANEL ADDRESS SWITCHES; NAMELY A 15, THE MOST SIGNIFICANT ADDRESS BIT, IS ON THE LEFT, AND SETTING THE SWITCH TO THE ON, OR UP, POSITION SETS THE ADDRESS BIT HIGH. TABLE 1 GIVES THE SWITCH SETTING FOR ALL POSSIBLE ADDRESS RANGES.

#### TABLE 1

ADDRESS RANGE	SWITCH SETTING (1=ON)
0000-1FFF	000x
2000-3FFF	001X
4000-5FFF	010X
6000-7FFF	011X
8000-9FFF	100X
A000-BFFF	101X
C000-DFFF	110X
E000-FFFF	111X

IF YOU HAVE 4K OR SMALLER BOARDS, THE MOST CONVENIENT ARRANGEMENT IS TO PUT THE 8K BOARDS AT THE LOWEST ADDRESS FOLLOWED BY THE 4K AND SMALLER BOARDS. IF YOU HAVE MACHINE LANGUAGE ROUTINES ON PROMS THAT USE THE STACK, A SMALL MEMORY BOARD LOCATED JUST BELOW 32K IS VERY CONVENIENT. THIS ALLOWS YOU TO ADD TO YOUR MAIN MEMORY WITHOUT HAVING TO REPROGRAM PROMS WITH THE NEW STACK LOCATION.

#### MEMORY WRITE PROTECT

THE RIGHT HAND DIP SWITCH CONTROLS THE MEMORY WRITE PROTECT. WITH THE SWITCH OFF, THE MEMORY CAN NOT BE WRITTEN INTO. THE NORMAL POSITION IS ON. THIS FEATURE IS NOT USED WHEN RUNNING BASIC, BUT CAN BE USED TO PROTECT SOURCE FILES OR ASSEMBLERS WHEN DEBUGGING MACHINE CODE ROUTINES, WHICH OFTEN GO AWRY AND CAUSE OTHER PARTS OF MEMORY TO BE ALTERED. TO USE THE FEATURE, MERELY FLIP THE PROTECT SWITCH DOWN BEFORE EXECUTING THE MACHINE USAGE ROUTINE. NATURALLY, THE STACK OR MEMORY LOCATIONS ALTERED DURING NORMAL PROGRAM EXECUTION CAN NOT RESIDE ON PROTECTED BOARDS.

#### OUTPUT DISABLE FEATURE

THERE IS ONE JUMPER LOCATION, AS SHOWN ON THE COMPONENT PLACEMENT DIAGRAM, WHICH PERMITS THE TRI-STATE BUS DRIVERS TO BE DISABLED DURING MEMORY READ CYCLES. THIS PERMITS A TRANSPARENT BOOTSTRAP LOADER TO BE IMPLEMENTED USING COMPONENTS ON OTHER BOARDS. WITH THE JUMPER INSTALLED, PULLING LINE 67 ON THE BUS LOW WILL DISABLE THE TRI-STATE BUS DRIVERS.

#### MEMORY TEST PROGRAM

THERE ARE NUMEROUS MEMORY TEST PROGRAMS AVAILABLE IN THE LITERATURE FOR ANY LEVEL OF SYSTEM SOPHISTICATION. IF YOU HAVE 8K BASIC UP AND RUNNING, OR KNOW SOMEONE WHO DOES, THE FOLLOWING PROGRAM WILL DO A THOROUGH JOB OF TESTING YOUR MEMORY WITH A RANDOM PATTERN USING THE RND FUNCTION. TO USE THE PROGRAM, A SYSTEM WITH AT LEAST 8K OF MEMORY IS REQUIRED, NOT COUNTING THE BOARD TO BE TESTED. SET THE BOARD ADDRESS TO SOME RANGE ABOVE THE EXISTING MEMORY BUT BELOW 32K. LOAD BASIC AND INITIALIZE MEMORY AT 8192 BYTES, SO BASIC WILL NOT LOAD A PROGRAM IN THE BOARD TO BE TESTED. LOAD THE TEST PROGRAM USING THE KEYBOARD, PAPER TAPE, OR CASSETTE. RUN THE PROGRAM AND ENTER THE STARTING AND ENDING

8K MEMORY USERS GUIDE

MEMORY LOCATIONS TO BE TESTED (IN DECIMAL). IT TAKES SEVERAL MINUTES TO TEST A BOARD, AFTER WHICH THE PROGRAM TYPES "CHECK OK" AND CONTINUES TESTING. A THOROUGH TEST REQUIRES ABOUT 10 PASSES. IF AN ERROR OCCURS, THE LOCATION IS PRINTED OUT ALONG WITH THE NUMBER WRITTEN INTO MEMORY AND READ FROM MEMORY.

```
PROGRAM LISTING (MITS BASIC)
                                       EXAMPLE RUN
30 INPUT"HIGH MEMORY ADD . " 1H
                                       RUN
                                       HIGH MEMORY ADD. 7 20479
70 INPUT"LOW MEMORY ADD.";L
121 PRINT"LOCATION", "WROTE", "READ" LOW MEMORY ADD .? 8192
                                                                       READ
                                       LOCATION
                                                       WROTE
122 A=RND(1)
                                       CHECK OK
125 B=RND(-A)
                                       CHECK OK
130 FOR N=L TO H
                                       CHECK OK
140 POKE N. INT(256*RND(1))
150 NEXT
160 B=RND (-A)
170 FOR N=L TO H
180 IF PEEK(N)=INT(256*RND(1) ) GOTO 200
190 PRINT N. INT(256*RND(0)). PEEK(N)
200 NEXT
210 PRINT"CHECK OK"
220 GOTO 122
OK
```

#### MACHINE LANGUAGE TEST PROGRAM

THE MACHINE LANGUAGE MEMORY TEST PROGRAM ON THE FOLLOWING PAGES IS ABSTRACTED FROM THE VECTOR 1 MONITOR PROGRAM, AND ASSEMBLED TO RUN IN THE LOWEST 256 BYTES OF MEMORY. START EXECUTION AT ADDRESS 0000H. A "\*" WILL BE TYPED IF YOU HAVE PROPERLY PATCHED THE I/O ROUTINES FOR YOUR SYSTEM. PICN IS THE OUTPUT ROUTINE FOR A 3P+S BOARD WITH STATUS INVERTED (OR MITS REV. 1 SIO). RDCN IS THE INPUT ROUTINE. IF YOU ARE USING A BOARD WITH A PROGRAMMABLE USART, YOU WILL HAVE TO INITIALIZE IT IN ADDITION TO CHANGING THE MASK, JUMP CONDITION, AND PORT.

AFTER "\*", TYPE IN FOUR HEX CHARACTERS FOR THE STARTING ADDRESS OF THE MEMORY BLOCK TO BE TESTED AND FOUR HEX CHARACTERS FOR THE ENDING ADDRESS OF THE BLOCK. SPACE IS AUTOMATIC, AND IF YOU TYPE ANY CHARACTERS OTHER THAN 0-9, A-F THE PROGRAM WILL DO STRANGE THINGS. A RESET WILL TERMINATE THE TEST. THE PROGRAM GENERATES A 2 16-1 BYTE PSEUDO-RANDOM NUMBER SEQUENCE, WRITES A PORTION OF IT IN THE BLOCK OF MEMORY AND THEN REGENERATES THE SEQUENCES FROM THE SAME POINT TO COMPARE WITH WHAT IS READ FROM MEMORY. IF THE PASS IS CORRECT, A NEW PORTION OF THE SEQUENCE IS WRITTEN INTO MEMORY. ERRORS ARE PRINTED OUT WITH THE ADDRESS, WHAT WAS WRITTEN, AND WHAT WAS READ. USE THE ADDRESS LOCATIONS ON THE COMPONENT PLACEMENT DIAGRAM TO LOCATE THE BAD ROW, AND THE INCORRECT BIT TO LOCATE THE COLUMN. AN OUTPUT OF "FF" MEANS NO MEMORY. MORE THAN ONE BIT WRONG IS USUALLY CAUSED BY CHIPS IN BACKWARDS (WHICH DOES NOT DESTROY THE MEMORY CHIPS, CONTRARY TO TTL) OR A SOLDER BRIDGE. BENT UNDER ADDRESS PINS CAUSE MANY ERRORS TO BE PRINTED OUT IN ONE 1K BLOCK.

THE MOST DIFFICULT PROBLEM TO ISOLATE IS A SHORT CIRCUITED ADDRESS LINE TO THE MEMORY ARRAY. THIS WILL USUALLY CAUSE ALL MEMORY LOCATIONS TO INDICATE ERROR WITH ALL BITS BAD. THE SHORT CAN BE CAUSED BY A SOLDER BRIDGE, AN ETCH BRIDGE (ALTHOUGH EACH BOARD IS ELECTRICALLY TESTED FOR THIS), OR A DEFECTIVE CHIP. IF YOU CANNOT LOCATE THE PROBLEM VISUALLY, REMOVE HALF OF THE ROWS OF CHIPS AND TEST WITH A SMALLER BLOCK LENGTH. REPEAT THIS UNTIL ALL CHIPS HAVE BEEN ELIMINATED AS TROUBLE MAKERS. THEN TEST BETWEEN MEMORY SOCKET PINS USING A LOW

VOLTAGE OHMMETER ON THE X1 OHMS SCALE AT ONE CHIP LOCATION. IF THIS FAILS TO REVEAL THE PROBLEM, SOME EXPERIENCE IN TROUBLESHOOTING ELECTRONIC CIRCUITS BECOMES VERY USEFUL.

0000	0010 CONC	EQU	0	CONSOLE STAT PORT
0000	0020 COND	EQU	1	CONSOLE DATA PORT
0000	0050 SPTR	E.QU	0100H	STACK POINTER
0000	0051 *			
0000	0052 *** V	ECTOR C	RAPHIC MEMOR	Y TEST PROGRAM
0000	0053 *FOR	SIO REV	. 1 AND 3P+S	W. INV. STATUS
0000	0060 * ASS	SEMBLED	FOR 0000 TO	OOFF HEX
0000	0070 *			
0000 31 00 01	0100 STAR7	LXI	SP,SPTR	
0003 CD 38 00	0105	CALL		•
0006 3E 2A	0110	MVI	A , ' * '	PRINT "*"
0008 CD 2C 00	0120	CALL	PÍCN	
000B C3 50 00	0130	JMP	TMEM	
000E	0410 *			
000E	0420 ***	CONVERT	UP TO 4 HEX	DIGITS TO BIN
000E	0430 <b>*</b>			
000E 21 00 00	0440 AHEX	LXI	Н,О	GET 16 BIT ZERO
0011 OE 04	0450	MVI	C,4	COUNT OF 4 DIGITS
0013 CD 42 00	0460 AHE1	CALL	RDCN	READ A BYTE
0016 29	0470	DAD	Н	SHIFT 4 LEFT
0017 29	0480	DAD	Н	
0018 29	0490	DAD	H	
0019 29	0500	DAD	Н	
001A D6 30	0510	SUI	48	ASCII BIAS
OO1C FE OA	0520	CPI	10	DIGIT 0-10
001E DA 23 00	0530	JC	ALF	
0021 D6 07	0540	SUI	7	ALPHA BIAS
0023 85	0550 ALF	ADD	L	
0024 6F	0560	VOM	L,A	
0025 OD	0570	DCR	C	4 DIGITS?
0026 C2 13 00	0580	JNZ	AHE 1	KEEP READING
0029 EB	0585	XCHG		
002A 3E 20	0590 SPCE	MVI	A,20H	PRINT SPACE
002C F5	0600 PTCN	PUSH	PSW	SAVE REG A
002D DB 00	0610 PTLOP	IN	CONC	READ PRTR STATUS
002F E6 80	0620	ANI	80H	IF BIT 7 NOT 0,
0031 C2 2D 00	0630	JNZ	PTLOP	WAIT TILL TIS
0034 F1	0640	POP	PSW	THEN RECOVER A
0035 D3 01	0650	TUO	COND	AND PRINT IT
0037 C9	0660	RET	RETURN	FROM PTCN
0038 3E OD	0670 CRLF	IVM	A,ODH	PRINT CR
003A CD 2C 00	0680	CALL	PTCN	
003D 3E 0A	0690	IVM	A,OAH	
003F C3 2C 00	0700	JMP	PTCN	
0042	0710 <b>*</b>			
0042		READ FRO	M CONSOLE TO	REG A ***
0042	0730 *			
0042 DB 00	0740 RDCN	IN	CONC	READ KB STATUS
0044 E6 01	0750	ANI	1	IF BIT 1 NOT 0
0046 C2 42 00	0760	JNZ	RDCN	REPEAT UNTIL IT IS
0049 DB 01	0770	IN	COND	READ FROM KB
004B E6 7F	0780	ANI	7FH	STRIP OFF MSB
004D C3 2C 00	0790	JMP	PTCN	ECHO ONTO PRINTER
0050	1590 <b>*</b>			

Page 8

												Page 8
0050				1600	* * *	MEM	IORY	TES	ST	ROUTINE	* * *	•
0050				1610								
0050				1620	TMEN	Í	CALL			X		READ BLK LEN
0053			00	1640			CALL			X		READ ST ADD
0056				1650	01101		LXI			A5AH		INI B,C
0059		81	00	1660	CYCE		CALL		RND	M		MEED ALL DECC
005C				1670			PUSH		3 H			KEEP ALL REGS
005D 005E	E5			1680 1690			PUSH PUSH		n D			
		81	0.0	1700	TIOF	)	CALL		RND	М		
0062		0 1	0.0	1710	11101		MOV		И,В			WRITE IN MEM
0063		C5	0.0	1720			CALL		BMP			200 AU A 200 A
0066				1760			JNZ		TLO			REPEAT LOOP
0069		-		1770			POP		)			
006A	E 1			1780			POP	F	1			RESTORE ORIG
006B				1790			POP		3			VALUES OF
006C				1800			PUSH	l i	H			
006D				1810			PUSH		D			
006E		81	00	1820	RLOF	)	CALL		RND			GEN NEW SEQ
0071				1830			VOM		A,M			READ MEM
0072				1840			CMP		3			COMP MEM
0073				1850			CNZ		ERR			CALL ERROR ROUT
0076				1860			CALL		BMP			
0079		6F	00	1930			JNZ		RLO	P		
007C				1940			POP		D			
007D		<b>-</b> 0	0.0	1950			POP		H	т		
007E 0081	U3	59	00	1960	* * *	רזוים	JMP		CYC		TT C	RANDOM NOS ***
	78			1980			VOM				E O	LOOK AT B
	E6	וגם		1990	RNDI		ANI		A,B	H		MASK BITS
	A7	דינו		2000			ANA		A	11		CLEAR CY
		89	00	2010			JPE			E		JUMP IF EVEN
	37	0)	00	2020			STC	,		ь		OOM II EVEN
	79			2030	PEVE	•	VOM	1	A,C			LOOK AT C
	17			2040	* *** * *		RAL	•	., -			ROTATE CY IN
	4F			2050			VOM	(	C,A			RESTORE C
	78			2060			VOM		A,B			LOOK AT B
008D	17			2070			RAL		,			ROTATE CY IN
008E	47			2080			VOM	I	B,A			RESTORE B
	C9			2090			RET					RETURN W NEW B,C
0090				2100								
0090						ERF	ROR F	PRI	MΤ	OUT ROUT	INE	<u>.</u>
0090	<i>a</i> n	20	0.0	2120						_		
		38	00	2130	PTAI	)	CALL		CRL			PRINT CR, LF
	7C	4.17	0.0	2140			MOV		A, H			PRINT
0094		AB	00	2150			CALL		PT2			ASCII
	7D	<b>ر</b> ۱	0.0	2160			MOV		A,L			CODES
0098				2170			CALL		PT2			FOR
	CD	2A	UU	2180			CALL	٠ ،	SPC	Ľ.		ADDRESS
	F5			2200 2210	£ D D		RET PUSH	, ,	ם מיני			SAME ACC
009F		٩n	00	2220	LNN		CALL		PSW PTA			SAVE ACC PRINT ADD.
	78	<i>5</i> <b>U</b>	00	2230			MOV		гін А,В			DATA
00A4		AB	00	2240			CALL		PT2			WRITTEN
00A7				2250			CALL		SPC			AA YITT T TF7A
OOAA				2270			POP		PSW			DATA READ
									. ~ 11			ALLE RELIEF

00AC 00AF 00B0 00B3 00B4 00B5 00B6	OBO C3 B7 OO OB3 1F OB4 1F OB5 1F OB6 1F							2310 2320 BINH 2330 2340 2350				PUSI CALI POP JMP RAR RAR RAR		PSW BINI PSW BINI							
00B7 00B9 00BB	C6 FE	30 3 <b>A</b>					á	2370 2380	) )	INL		ANI ADI CPI		0FH 48 58					Ι	BITS BIAS 0-9	
00BD 00C0 00C2 00C5 00C6 00C7 00CA 00CB 00CC	C6 C3 7B 95 C2 7A 9C 23	07 2C	00					2390 2400 3000 3010 3020 3030 3050 3060	) ) ) ) ) ) () ) () G()		1	JC ADI JMP MOV SUB JNZ MOV SBB INX RET		PTCI 7 PTCI A,E L GOOI A,D H	1			DIGI	T	A-F	
SYMBO	OL I	ГАВІ	ĿE																		
AHE 1 CONC PEVE RLOP TMEM	0 ( 0 ( 0 (	013 000 089 06E 050	( E	AHEX CONI PT2 RNDN	) ( )	000E 000 100E	1 3	ALF CRI PT A SPC	.F ∖D	002 003 002	38 90	C) P)	ENH YCL FCN PTR	00	0B3 059 02C 100		BINL ERR PTLOP START		F D	BMP GOON RDCN TLOP	00C5 00CC 0042 005F
\$D 40 4000 4010 4020 4030 4040 4050 4060 4070 4080 4080 4080 4080	31 00 80 2C CD 81 00 CD CD CD	00 0E D6 C2 00 0E 00 7E 78 38 90 B7	01 04 07 2D DB 00 70 B8 E6 00 00	CD 85 00 00 CD CD C4 778 1F	42 6F 1 E 6 C 5 9F 7 C D 1F	00 0D 01 00 00 00 EA AB AB	29 C2 O1 C2 O1 C2 CD 89 O0 1F	293042A555007DE6	29 3E 00 5A 00 37 CD 2A OF	29 EB OD DB CD D1 C2 79 AB OC6	D6 3E 01 81 6E 17 00 F1 30	300 200 600 000 400 FFE	FE 50 7 C 5 D 7 2 A C D A 3 A	DB 3E C3 E5 D5 E1 17 O0 B3 DA	DA 00 0A 2C D5 CD C3 7 C9 00 2C	23 E 63 O CD 81 59 F 5 F 1 O					

\$

### ERROR MAPPING MEMORY TEST

THE ERROR MAPPING MEMORY TEST ON THE FOLLOWING PAGES IS USEFUL SINCE IT PROVIDES A MAP OF THE MEMORY BOARD ON THE DISPLAY AND INDICATES THE EXACT BOARD LOCATION OF BAD MEMORY CHIPS. THIS PROGRAM IS WRITTEN TO MAP VECTOR GRAPHIC 8K AND 16K STATIC MEMORY BOARDS. NOTE THAT THE PROGRAM REQUIRES SPECIFIC EQUIPMENT FOR OPERATION (LISTED AT BEGINNING OF PROGRAM LISTING).

ADDIT DI DE DJ L		0.02	
0000 0000 0000 0000 0000 0000	0010 *ERROR MAPPING 0020 * R.S.HARP 2/17 0030 * EQUIPMENT REG 0040 * EXTENDED MONI 0050 * FLASHWRITER A 0060 * 8K MEMORY TES 0070 * 16K MEMORY TE 0080 CURS	7/78 QUIRED: ITOR AT DOOO STED FRO	DM 0000 TO 1FFF
0000 2A00 CD 2B 2C 2A03 21 D2 2A 2A06 CD 0A 2C 2A09 21 F7 2A	0090 0100 START 0110 0120 0123 0125 0127 0129 0130 0140 0150 0160 0170 0172 ONEK 0174 0175 0180 0190 0200 0210 0220 0230 0240 0250 0260 MEMT 0270 0280 0290 0300 0310 0320 0330 0350 0370 0380 0390 0400 0410 TLOP 0420 0430 0440 0450 0440 0450 0460 0470 RLOP 0480 0490 0500 0510 0520 0530	ORG CALL LXI CALL LXI CALL LXI CALL LXI CALL CALL CALL CALL CALL CALL CALL MVI CALL LXI CALL CALL CALL CALL CALL CALL CALL CAL	2AOOH CLRSCRN H,MSG1 MSGPT H,MSG3 MSGPT H,MSG2 MSGPT RDCN '4' FORK '1' 1K RAM START NOT VALID ENTRY H,MSG5 MSGPT HMCURS A,020H INCRM FIX NO OF DOTS MATRX PLOT DOT ARRAY HMCURS H,0 CYCLS D,1FFFH TOP OF MEMORY B,5A5AH SEED CYCLS H CYCLS A,0D1H CURS+1 A CURS PTAD+3 PRINT NO OF CYCLES HMCURS H,0 START OF MEMORY RNDM B H RNDM M,B BMP TLOP H B RNDM A,M B NOERR H B NOERR

ADDR	В1	В2	В3	Ε	LINE	LABEL		OPCD	OPERAND
2A79 2A7A 2A7B 2A7E 2A81 2A84	E1 CD C2 CD	6C CD	2A C0		0540 0550 0560 0570 0580 0590	NOERR		POP POP CALL JNZ CALL JMP	B H EMP RLOP PAUSE MEMT
2A87 2A87					0600	* MATRIX MATRX	PLOT 8		ARRAY OF DOTS H,OD200H
2A8A 2A8C	35				0620 0630			IVM XNI	M,'.' H
2A8D	36	20			0640			IVM	M,20H
2A8F 2A90		20			0650 0660			INX NVI	Н М,20Н
2A92 2A93		20			0670 0680			XNI IVM	Н М,20Н
2A95	23	20			0690			INX	H
2A96 2A97		20			0700 0710			MOV ANI	A,L 20H
2A99	CA	A8	2A		0720			JZ	MATRX+3
2A9C 2A9F	85	E I	Dr		0730 0740			LDA ADD	INCRM L
2AA0 2AA1		A5	2A		0750 0760			MO <b>V</b> JNC	L,A NCAR
2AA4	24				0770	NGAD		INR	H
2AA5 2AA6		D4			0790	NCAR		MOV CPI	A,H OD4H
2AA8 2AAB		A8	2A		0800 0810			JNZ RET	MATRX+3
2AAC					0820	* PLOT A	N X FO	R EVERY	
2AAC 2AAD					0830	PLOT8		PUSH MOV	PSW A,H
2AAE 2ABO		1C			0850 0860			ANI RAL	01CH
2AB1	17				0870			RAL	
2AB2 2AB3					0880 0890			RAL RAL	
2AB4 2AB5		വ			0900 0910			MOV IVM	L,A A,O
2AB7	CE	D2			0920			ACI	OD2H START OF TABLE
2AB9 2ABA	-				0930 0940			MOV POP	H,A HL CONT START OF LINE PSW
2ABB			21		0950 0960			SUB	B CONTR AND
2ABC 2ABF	2F		ZΗ		0970			JNC CMA	CONTP A>B
2ACO 2AC1					0980	CONTP		INR MVI	A B,9 PLOT 8 LOCATIONS
2AC3	05				1000	CONTI		DCR	В
2AC4 2AC5	17				1010 1020			RZ RAL	PLOT FINISHED
2AC6 2AC9			2A		1030 1040			JNC MVI	NERR BIT OK M,'X' PLOT ERROR
2ACB	23				1050	NERR		INX	H
2ACC 2ACD	23				1060 1070			INX INX	H H
2ACE 2ACF			20		1080 1090			INX JMP	H CONTP+2
2AD2					1100	* MESSAGI	ES		
2AD2	UA	טע			1100	MSG1		DW	ODOOAH

			Page
ADDR B1 B2 B3 E	LINE LABEL	OPCD	OPERAND
2AD4 56 45 43 ROGRAM'  2AD7 54 4F 52 2ADA 20 47 52 2ADD 41 50 48 2AE0 49 43 20 2AE3 4D 45 4D 2AE6 4F 52 59 2AE9 20 54 45 2AEC 53 54 20 2AEF 50 52 4F 2AF2 47 52 41 2AF5 4D 00	1110	DTZ	'VECTOR GRAPHIC MEMORY TEST P
2AF7 80 D0 2AF9 31 4B 20 2AFC 52 41 4D 2AFF 20 4F 52 2B02 20 34 4B 2B05 3F 00	1120 MSG3 1130	DW DTZ	ODO80H '1K RAM OR 4K?'
2B07 00 2B08 00 D1 2B0A 30 30 30	1140 1145 MSG2 1150	NOP DW DTZ	OD100H '0000 TEST CYCLES COMPLETED'
2B0D 30 20 20 2B10 54 45 53 2B13 54 20 43 2B16 59 43 4C 2B19 45 53 20 2B1C 43 4F 4D 2B1F 50 4C 45 2B22 54 45 44 2B25 00			
2B26 00 2B27 80 D0 2B29 31 36 4B TO BFFF' 2B2C 20 52 41 2B2F 4D 20 55 2B32 4E 44 45 2B35 52 20 54 2B38 45 53 54 2B3B 20 46 52 2B3B 20 46 52 2B3E 4F 4D 20 2B41 38 30 30 2B44 30 20 54 2B47 4F 20 42 2B4A 46 46 46 2B4D 00	1160 1165 MSG4 1167	DB DW DTZ	O ODOSOH '16K RAM UNDER TEST FROM 8000
2B4E 80 D0 2B50 38 4B 20 TO 1FFF' 2B53 52 41 4D 2B56 20 55 4E 2B59 44 45 52 2B5C 20 54 45 2B5F 53 54 20 2B62 46 52 4F 2B65 4D 20 30 2B68 30 30 30 2B6B 20 54 4F 2R6F 20 31 46	1168 MSG5 1169	DW DTZ	ODO80H '8K RAM UNDER TEST FROM OOOO

			-							
2B74				1170	* MONIT	OR ROUT	INES			
2B74		C25	54	1180			EQU	OC 254H		
2B74		C 1E			PTAD		EQU	OC 1B6H		
2B74		C1A		1200			EQU	OC1A7H		
2B74		COC			PAUSE		EQU	OCOCDH		
2B74		DFE			INCRM		EQU	CURS+6		
2B74		DFE			CYCLS		EQU	CURS+7		
2B74		COE			RDCN		EQU	OCOBDH		
2B74		COS	<del>3</del> 8		PTCN		EQU	0C098H		
2B74						INES FOR				
2B74					FORK		LXI	H,MSG4		
2B77				1264			CALL	MSGPT		
2B7A	CD	1D	2C	1265			CALL	HMCURS		
2B7D	3E	60		1270			MVI	A,60H		
2B7F		E1	DF	1280			STA	INCRM		
2B82				1290			CALL	MATRX		
2B85	3E	08		1300			IVM	A,8		
2B87			CO	1310			CALL	PTCN		
2B8A				1320			LXI	H,0		
2B8D				1330			SHLD	CYCLS		
2B90									T EMD O	E DIOCK
				1340			LXI	D,OBFFF		r prock
2B93				1350	s arm arm to		LXI	B,5A5AH	SEED	
2B96		£2	DF.		MEMT4		LHLD	CYCLS		
2B99				1370			INX	Н		
2B9A			DF	1380			SHLD	CYCLS		
2B9D				1390			MVI	A,OD1H		
2B9F	32	DC	DF	1400			STA	CURS+1		
2BA2	AF			1410			XRA	A		
2BA3	32	DB	DF	1420			STA	CURS		
2BA6	CD	B9	C1	1430			CALL	PTAD+3		
2BA9				1450			CALL	HMCURS		
2BAC				1470			LXI		START	OF BLOCK
2BAF				1480			CALL	RNDM		
2BB2			- '	1490			PUSH	В		
2BB3				1500			PUSH	H		
2BB4		Δ7	C1		TLOP4		CALL	RNDM		
2BB7		nı	C i	1520	ILULA		MOV	M,B		
		<b>5</b> 11	CO	1530				•		
2BB8							CALL	BMP		
2BBB		D4	ZB	1540			JNZ	TLOP4		
2BBE				1550			POP	H		
2BBF			~ 4	1560	D1.00U		POP	В		
2BC0		ΑŢ	C1		RLOP4		CALL	RNDM		
2BC3				1580			VOM	A,M		
2BC4				1590			CMP	В		
2BC5		CF	2B	1600			JZ	NERR4		
2BC8				1610			PUSH	H		
2BC9				1620			PUSH	В		
2BCA	CD	DB	2B	1630			CALL	PLT 16		
2BCD	C1			1640			POP	В		
2BCE	E1			1650			POP	H		
2BCF		54	C2		NERR4		CALL	BMP		
2BD2				1670			JNZ	RLOP4		
2BD5				1680			CALL	PAUSE		
2BD8				1690			JMP	MEMT4		
2BDB	~	<i>)</i> .	***************************************		* PI∩T	ERRORS				
2BDB	FE				PLT 16	LIMORA .	PUSH	PSW PSW		
2BDC		ΕO	2B	1720	النسنا		CALL	SCLOC		
2BDF		× 7	دى							
とりりに	£			1730			POP	PSW		

ADDR	В1	B2	В3	Ε	LINE	LABEL	OPCD	OPERAND
2BE0 2BE1 2BE4	D2 2F	E6	2B		1740 1750 1760		SUB JNC CMA	B AGTB
2BE5 2BE6 2BE7	F5 E6				1790	AGTB	INR PUSH ANI	A PSW 15
2BE9 2BEC 2BEE 2BEF	36 7D		2B		1800 1810 1820 1830	CON16	JZ MVI MOV ADI	CON16 M,'X' A,L 80H
2BF1 2BF2 2BF3	6F F 1				1840 1850 1860		MOV POP ANI	L,A PSW OFOH
2BF5 2BF6 2BF8	C8 36				1870 1880 1890		RZ MVI RET	M,'X'
2BF9 2BFA 2BFB	F5 2F				1910 1920	SCLOC	MOV PUSH CMA	A,H PSW
2BFC 2BFE 2BFF	6F F1				1930 1940 1950		ANI MOV POP	1CH L,A PSW
2C00 2C02 2C03 2C04	17 17	20			1960 1970 1980 1990		ANI RAL RAL RAL	20H
2C05 2C06 2C08	17 C6	D2			2000 2010 2020		RAL ADI MOV	OD2H H,A
2C09 2C0A 2C0A	C9				2030 2040	* MESSAGE PRIN	RET TING RO PUSH	UTINE D
2C0B 2C0C 2C0D	23 56				2051 2052 2053		MOV INX MOV	E,M H D,M
2C0E 2C0F 2C10	EB 1A					MSLOP	INX XCHG LDAX	H D
2011 2012 2015 2016	CA 77	1B	20	:	2058 2059 2060 2061		ANA JZ MOV INX	A RETUR M,A H
2010 2017 2018 2018	13 C3	10	20	:	2062 2063		INX JMP POP	D MSLOP D
2C 1C 2C 1D 2C 1D	C9				2065 2110		RET	Н
201E 2021 2023 2026 2029	2A 36 21 22	DB 20 00 DB	DO	)	2140 2150 2160 2170 2180	,	LHLD MVI LXI SHLD POP	CURS M,20H H,0D000H CURS H
202A 202B 202B 202B 202E 2030	. C9 3 21 3 36	00		)	2190 2200	* CLEAR THE SO CLRSCRN	RET	H,0D000H M,20H H

ADDR B1 B2 B3	E LINE LABEL	OPCD	OPERAND
2C31 7C		MOV	A,H
2C3½ FE D8		CPI	OD8H
2C3¼ C2 2E 2C		JNZ	CLRSCRN+3
2C37 C3 1D 2C		JMP	HMCURS
2C3A		END	START

2A00 CD 2B 2C 21 D2 2A CD 0A 2C 21 F7 2A CD 0A 2C 21 2A10 08 2B CD 0A 2C CD BD CO FE 34 CA 74 2B FE 31 C2 2A2O OO 2A 21 4E 2B CD OA 2C CD 1D 2C 3E 2O 32 E1 DF 2A30 CD 87 2A CD 1D 2C 21 00 00 22 E2 DF 11 FF 1F 01 2A40 5A 5A 2A E2 DF 23 22 E2 DF 3E D1 32 DC DF AF 32 2A50 DB DF CD B9 C1 CD 1D 2C 21 00 00 CD A7 C1 C5 E5 2A60 CD A7 C1 70 CD 54 C2 C2 60 2A E1 C1 CD A7 C1 7E 2A70 B8 CA 7B 2A E5 C5 CD AC 2A C1 E1 CD 54 C2 C2 6C 2A80 2A CD CD CO C3 42 2A 21 00 D2 36 2E 23 36 20 23 2A90 36 20 23 36 20 23 7D E6 20 CA 8A 2A 3A E1 DF 85 2AAO 6F D2 A5 2A 24 7C FE D4 C2 8A 2A C9 F5 7C E6 1C 2ABO 17 17 17 17 6F 3E 00 CE D2 67 F1 90 D2 C1 2A 2F 2ACO 3C 06 09 05 C8 17 D2 CB 2A 36 58 23 23 23 23 C3 2ADO C3 2A OA DO 56 45 43 54 4F 52 20 47 52 41 50 48 2AEO 49 43 20 4D 45 4D 4F 52 59 20 54 45 53 54 20 50 2AFO 52 4F 47 52 41 4D 00 80 DO 31 4B 20 52 41 4D 20 2B00 4F 52 20 34 4B 3F 00 00 00 D1 30 30 30 30 20 20 2B10 54 45 53 54 20 43 59 43 4C 45 53 20 43 4F 4D 50 2B20 4C 45 54 45 44 00 00 80 D0 31 36 4B 20 52 41 4D 2B30 20 55 4E 44 45 52 20 54 45 53 54 20 46 52 4F 4D 2B40 20 38 30 30 30 20 54 4F 20 42 46 46 46 00 80 D0 2B50 38 4B 20 52 41 4D 20 55 4E 44 45 52 20 54 45 53 2B60 54 20 46 52 4F 4D 20 30 30 30 30 20 54 4F 20 31 2B70 46 46 46 00 21 27 2B CD 0A 2C CD 1D 2C 3E 60 32 2B80 E1 DF CD 87 2A 3E 08 CD 98 CO 21 00 00 22 E2 DF 2B90 11 FF BF 01 5A 5A 2A E2 DF 23 22 E2 DF 3E D1 32 2BAO DC DF AF 32 DB DF CD B9 C1 CD 1D 2C 21 00 80 CD 2BBO A7 C1 C5 E5 CD A7 C1 70 CD 54 C2 C2 B4 2B E1 C1 2BCO CD A7 C1 7E B8 CA CF 2B E5 C5 CD DB 2B C1 E1 CD 2BD0 54 C2 C2 C0 2B CD CD C0 C3 96 2B F5 CD F9 2B F1 2BEO 90 D2 E6 2B 2F 3C F5 E6 0F CA EE 2B 36 58 7D C6 2BFO 80 6F F1 E6 F0 C8 36 58 C9 7C F5 2F E6 1C 6F F1 2C00 E6 20 17 17 17 17 C6 D2 67 C9 D5 5E 23 56 23 EB 2C10 1A A7 CA 1B 2C 77 23 13 C3 10 2C D1 C9 E5 2A DB 2C20 DF 36 20 21 00 DO 22 DB DF E1 C9 21 00 DO 36 20 2C30 23 7C FE D8 C2 2E 2C C3 1D 2C

\$

-					
4					
			ř		
				<b>N</b>	

#### TROUBLE SHOOTING


IF YOU HAVE CHECKED THE MEMORY SOCKETS FOR SHORT CIRCUITS AND ARE STILL HAVING TROUBLE, CONSIDERABLE INFORMATION CAN BE GAINED FROM THE MEMORY TEST PROGRAM PRINT OUT. IF A SMALL NUMBER OF MEMORY LOCATIONS ARE BAD, CONVERT TO HEX TO FIND THE ROW WITH THE BAD CHIP USING THE COMPONENT PLACEMENT DIAGRAM AS A GUIDE. THE DIFFERENCE BETWEEN WHAT WAS WRITTEN AND WHAT WAS READ INDICATES WHICH BIT IS BAD. FOR EXAMPLE, IF THE DIFFERENCE IS 128, THEN BIT 7 IS BAD. TURN OFF THE POWER AND REPLACE THE INDICATED CHIP.

IF BLOCKS LARGER THAN 1K INDICATE BAD, CHECK THE PROTECT SWITCH. SOLDER FLUX OR DIRT SOMETIMES MAKES THE SWITCH ERRATIC. THE SAME IS TRUE OF THE ADDRESS SELECT SWITCHES.

IF YOU ARE STILL HAVING TROUBLE, REMOVE THE BOARD AND CAREFULLY EXAMINE IT WITH A MAGNIFYING GLASS FOR SOLDER BRIDGES. THE NEXT STEP REQUIRES AN EXTENDER BOARD, AND EITHER A LOGIC PROBE OR SCOPE. IN THE TEST PROGRAM DELETE LINES 150, 160, 170, 190 AND 210 AND REPLACE LINE 180 WITH D=PEEK (N). THIS WILL CAUSE THE THE PROGRAM TO EXERCISE THE MEMORY READ AND WRITE CIRCUITRY. TRACE THROUGH THE CIRCUITRY STARTING WITH THE 74LS42 OUTPUTS TO FIND THE PROBLEM.

#### HOW TO LOCATE BAD MEMORY CHIPS

DEFECTS IN MEMORY COMPONENTS CAN REVEAL THEMSELVES EITHER WHEN THE BOARD IS FIRST TESTED, OR AFTER HOURS OF OPERATION. THERMALLY INTERMITTENT PROBLEMS MAY OCCUR WHEN THE BOARD IS HOT, OR ONLY WHEN THE SYSTEM IS FIRST TURNED ON. DEFECTS IN THE ON CHIP ADDRESS DECODERS OR ADJACENT MEMORY CELLS CAN OCCUR SUCH THAT EACH MEMORY LOCATION APPEARS TO WORK PROPERLY WHEN TESTED BY ITSELF, BUT WRITING IN ANOTHER MEMORY LOCATION WILL CAUSE IT TO CHANGE. INPUT SHORTS MAY CAUSE ONE BAD CHIP TO DISABLE THE ENTIRE BOARD. SMALL BLOCKS OF MEMORY THAT TEST BAD IN ONLY ONE BIT CAN BE READILY ISOLATED WITH THE FOLLOWING CHART.



RUN THE MACHINE LANGUAGE MEMORY TEST PROGRAM WITH THE BOARD ADDRESSED AT SOME CONVENIENT LOCATION SUCH AS 2000, OR IF YOU HAVE THE VECTOR 1 MONITOR, TYPE T 2000 3FFF. IF ERRORS ARE DETECTED, THEY WILL BE PRINTED OUT IN A FEW SECONDS. BY WAY OF EXAMPLE, ASSUME THE FOLLOWING IS OBTAINED:

### \* T 2000 3FFF

2C02	47	87
2C04	D3	93
2D05	13	53
2E08	89	C9
2F15	32	72

ALL OF THESE LOCATIONS ARE IN THE SAME 1K BLOCK, THE FOURTH ROW OF CHIPS ON THE DIAGRAM, SINCE THE BOARD ADDRESS IS 2000. IT IS ALSO APPARENT THAT THE ABSOLUTE DIFFERENCE BETWEEN THE NUMBER WRITTEN INTO MEMORY AND THAT READ FROM MEMORY IS 40 HEX. THIS MEANS THE DEFECTIVE CHIP IS IN THE COLUMN OF CHIPS LABELED 40 AS INDICATED BY THE X.

#### GENERAL TROUBLE SHOOTING GUIDE

BECAUSE OF THE COMPLEXITY OF THE ENTIRE COMPUTER SYSTEM, BOTH HARDWARE AND SOFTWARE, IT IS ESSENTIAL TO ISOLATE ANY PROBLEM TO AN INDIVIDUAL BOARD OR PROGRAM. FORTUNATELY, ALL OF THE COMPUTER LOGIC IS ON EASILY REMOVABLE BOARDS. IT IS EXTREMELY VALUABLE TO HAVE ACCESS TO A TESTED COMPUTER SO THAT THE BOARDS CAN BE INDIVIDUALLY TESTED. ALTHOUGH THERE IS THE POSSIBILITY OF INTERACTION BETWEEN BOARDS DUE TO MARGINAL TIMING OR DEFECTIVE COMPONENTS, THIS IS NOT THE USUAL CASE, AND IT IS BEST TO ASSUME THAT IF A BOARD WORKS IN COMPUTER "A" IT WILL ALSO WORK IN COMPUTER "B".

THE MINIMUM SYSTEM CONSISTS OF THREE BOARDS: THE CPU BOARD, THE PROM/RAM BOARD, AND EITHER A VIDEO OR SERIAL I/O BOARD. MAKE SURE THAT THE MONITOR PROGRAM HAS BEEN PROPERLY PATCHED FOR THE PARTICULAR I/O CONFIGURATION OF YOUR SYSTEM. THERE IS TOTAL CONFUSION IN THE INDUSTRY CONCERNING PORT ASSIGNMENTS, LOGIC CONVENTIONS, AND STRAPPING OPTIONS. SEVERAL TYPES OF PROGRAMMABLE USARTS ARE USED WHICH REQUIRE INITIALIZATION.

IF YOU HAVE CAREFULLY FOLLOWED THE ASSEMBLY INSTRUCTIONS FOR EACH OF THE BOARDS AND THE REGULATORS CHECK OUT, INSTALL ALL CHIPS. LET'S ASSUME YOU ARE USING A VIDEO DISPLAY. AS SOON AS YOU TURN THE COMPUTER ON, YOU SHOULD SEE A DISPLAY OF RANDOM MEMORY GARBAGE ON THE TV SCREEN. THIS WILL BE INDEPENDENT OF ANY FUNCTIONING OF THE COMPUTER OTHER THAN THE CLOCK OSCILLATOR. IF YOU DO NOT GET A PROPER DISPLAY, THE VIDEO INTERFACE MUST BE DEBUGGED FIRST. FEEL THE CHIPS ON THE BOARD. ANY THAT ARE HOT TO THE TOUCH MAY BE IN BACKWARD (PROBABLY DESTROYED IF TTL) OR MAY HAVE THEIR OUTPUTS SHORTED. THERE IS MORE THAN A FACTOR OF TEN DIFFERENCE IN THE POWER DISSIPATION OF TTL CHIPS, BUT THEY SHOULD NOT BE UNCOMFORTABLY HOT TO THE TOUCH.

REMOVE THE BOARD AND INSPECT IT CAREFULLY. ABOUT HALF OF THE PROBLEMS CAN BE FOUND SIMPLY BY VISUAL INSPECTION. LOOK WITH A MAGNIFYING GLASS OR INSPECTION SCOPE AT EACH PIN ON THE BOTTOM FOR UNSOLDERED PINS, MISSING PINS THAT MAY BE BENT UNDER OR BROKEN OFF, SOLDER BRIDGES BETWEEN PINS OR TO ADJACENT TRACES, AND ETCH BRIDGES BETWEEN TRACES (VERY HARD TO SEE). A CAREFUL EXAMINATION WILL TAKE 15 MINUTES, BUT MAY SAVE YOU A LOT OF GRIEF, AND YOU MAY DISCOVER PROBLEMS LIKE UNSOLDERED PINS THAT MAY REVEAL THEMSELVES ONLY LATER AS INTERMITTENT PROBLEMS. EXAMINE THE TOP OF THE BOARD TO BE SURE THE PROPER CHIPS ARE INSTALLED IN THE RIGHT PLACES. SIGHT ALONG THE EDGE OF THE CHIPS TO FIND BENT UNDER PINS. CHIPS ARE SOMETIMES INSERTED WITH A WHOLE ROW OF PINS THAT MISS THE SOCKET HOLES.

IF THE VISUAL INSPECTION FAILS TO GET THE VIDEO DISPLAY WORKING, A COMPONENT MAY BE BAD (USUALLY AN IC). TRY EXCHANGING IDENTICAL COMPONENTS TO SEE IF THE SYMPTOMS CHANGE. AT THIS POINT IT IS WISE TO GO BACK AND CAREFULLY REREAD THE MANUAL TO BE SURE YOU UNDERSTAND THE WAY THE BOARD WORKS AND THAT YOU HAVE SELECTED THE PROPER JUMPER OPTIONS. AFTER THIS, YOU WILL PROBABLY WANT TO TAKE THE UNIT TO A DEALER IF YOU ARE NOT FAMILIAR WITH DIGITAL TROUBLE SHOOTING PROCEDURES, OR GO THROUGH THE CIRCUIT BLOCK BY BLOCK WITH A SCOPE OR LOGIC PROBE IF YOU ARE EXPERIENCED.

AFTER THE VIDEO DISPLAY OR SERIAL I/O IS WORKING, THE RESET SWITCH SHOULD CAUSE A "\*" PROMPT TO BE WRITTEN. IF THIS DOES NOT WORK, FOLLOW THE SAME PROCEDURE ON THE CPU AND PROM/RAM BOARDS. THE CPU BOARD CONSISTS MOSTLY OF 8097 BUS DRIVERS

WHICH CAN BE EXCHANGED ONE BY ONE. THE VECTORED INTERRUPT AND REAL TIME CLOCK COMPONENTS, IC AL, ARE NOT NECESSARY IN THE BOARD AT THIS TIME AND SHOULD BE REMOVED. USING A SCOPE, EXAMINE THE OUTPUT PINS OF ALL CHIPS. LOW LOGIC LEVELS ARE NORMALLY LESS THAN 0.2 VOLTS AND HIGH GREATER THAN 3.0 VOLTS. A LEVEL OF 0.4 VOLTS MAY INDICATE SHORTS BETWEEN OUTPUTS WHERE ONE IS TRYING TO PULL HIGH AND THE OTHER LOW. A LEVEL OF 1.2 VOLTS INDICATES AN OPEN CIRCUITED INPUT. NMOS CHIPS HAVE SIMILAR LOGIC LEVELS, WHILE PMOS CHIPS CAN PULL TIL INPUTS TO -0.6V WHERE THE INPUT CLAMP DIODE LIMITS THE VOLTAGE. DO NOT BE SURPRISED AT HOW STRANGE SOME OF THE WAVEFORMS ON THE BUS LOOK, SUCH AS THE DI LINES. THERE ARE PERIODS OF TIME DURING WHICH THE BUS IS NOT BEING ACTIVELY DRIVEN, AND THE VOLTAGE MAY DRIFT DUE TO RECEIVER INPUT CURRENT. ABNORMAL OPERATION IS INDICATED PRINCIPALLY BY ABNORMAL LOGIC LEVELS MAINTAINED CONSTANT FOR AT LEAST ONE CLOCK PERIOD (500 MICROSECONDS).

ONCE YOUR BASIC SYSTEM IS WORKING, CHECK OUT OF MEMORY BOARDS AND OTHER INTERFACES IS RELATIVELY STRAIGHTFORWARD USING THE MEMORY TEST PROGRAM IN THE MONITOR, OR SIMPLE DIAGNOSTIC ROUTINES YOU CAN PROGRAM IN MEMORY ON THE PROM/RAM BOARD. AFTER YOUR SYSTEM IS UP AND RUNNING, IT SHOULD BE QUITE RELIABLE. SINCE MOST MICROCOMPUTER SYSTEMS ARE MEMORY INTENSIVE, THE MEMORY IS THE MOST LIKELY SOURCE OF COMPONENT FAILURE. A SYSTEM WITH 32K OF STATIC MEMORY MAY CONTAIN 75% OF ITS COMPONENTS ON THE MEMORY BOARDS. IF A PROBLEM IS EXPERIENCED RUNNING A PROGRAM, FIRST SUSPECT THE MEMORY AND USE THE MONITOR TEST PROGRAM. WE HAVE YET TO EXPERIENCE A PROBLEM WITH OUR 8K MEMORY BOARDS THAT WAS NOT REVEALED BY THE TEST PROGRAM. IF YOU DO MUCH REARRANGING OF YOUR SYSTEM, IT IS A GOOD PRACTICE TO TEST MEMORY FOR A FEW SECONDS WHEN YOU FIRST TURN ON THE COMPUTER TO MAKE SURE THE BOARDS ARE ADDRESSED PROPERLY OR THAT THEY ARE IN THE COMPUTER. THIS MAY SAVE SOME HEAD SCRATCHING WHEN THE PROGRAM YOU HAVE JUST LOADED FAILS TO RESPOND TO YOUR EAGER KEYBOARD TOUCH. IF YOU SUSPECT TEMPERATURE SENSITIVE CHIPS, REMOVE THE COVER OF THE COMPUTER TO INTERRUPT AIR FLOW BETWEEN BOARDS. WE DO NOT RECOMMEND OBSTRUCTING THE AIR FLOW THROUGH THE COMPUTER BY PLACING A SHEET OF PAPER OVER THE LEFT SIDE. A FULL COMPUTER MAY DISSIPATE OVER 300 WATTS AND REACH UNACCEPTABLE TEMPERATURES IF NO AIRFLOW IS PERMITTED.

# APPENDIX A ASCII CODE CHART

1968 ASCII:

American Standard Code for Information Interchange. Standard No. X3.4-1968 of the American National Standards Institute.

	b7→	0	0	0	0	1	1	1	1
Bits	b6	0	0,	1	1	0	0,	1	1
1	COLUMN ->	0		0	<u> </u>	0		0	
14 13 12 11	+ROW+	0	1	2	3	4	5	6	7
0000	0	NUL	DLE	SP	0	@	P	,	P
0001	1	SOH	DC1	ļ	1	Α	Q	8	4
0010	2	STX	DC2	11	2	В	R	Ь	7
0011	3	ETX	DC3	#	3	С	S	C	\$
0100	4	EOT	DC4	\$	4	D	T	d	Ť
0101	5	ENQ	NAK	%	5	E	U	•	u
0110	6	ACK	SYN	æ	6	F	V	f	٧
0111	7	BEL	ETB	,	7	G	W	9	w
1000	8	BS	CAN	(	8	Н	X	h	X
1001	9	HT	EM	)	9	1	Y	i	y
1010	Α	LF	SUB	*		J	Z	j	Z
1011	В	VT	ESC	+	;	K	<u> </u>	k	{
1100	С	FF	FS		<	L	1	1	1
1101	D	CR	GS	-	2	M	1	m	}
1110	E	SO	RS	•	>	N	^	n	~
1111	F	SI	US	/	?	0		0	DEL

All characters in these two columns and SP (Space) are non-printing.



When UPPER CASE ONLY is used, shaded lower case characters (columns 6 & 7) from keyboard are converted to their upper case equivalents (columns 4 & 5) before being printed or transmitted.