C Electronics U.S.A. Inc. **Microcomputer** Division

SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER

DESCRIPTION

The µPD765 is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The μ PD765 provides control signals which simplify the design of an external phase locked loop, and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Interface.

Hand-shaking signals are provided in the μ PD765 which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the #PD8257. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor every time a data byte is available. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the µPD765 and DMA controller.

There are 15 separate commands which the μ PD765 will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

Read Data	Scan High or Equal	Write Deleted Data
Read ID	Scan Low or Equal	Seek
Read Deleted Data	Specify	Recalibrate (Restore to Track 0)
Read a Track	Write Data	Sense Interrupt Status
Scan Equal	Format a Track	Sense Drive Status

FEATURES

Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The μ PD765 offers many additional features such as multiple sector transfers in both read and write with a single command, and full IBM compatibility in both single and double density modes.

- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector ٠
- Multi-Sector and Multi-Track Transfer Capability
- Drive Up to 4 Floppy Disks
- Data Scan Capability Will Scan a Single Sector or an Entire Cylinder's Worth of Data Fields, Comparing on a Byte by Byte Basis, Data in the Processor's Memory with Data Read from the Diskette
- Data Transfers in DMA or Non-DMA Mode
- Parallel Seek Operations on Up to Four Drives
- Compatible with Most Microprocessors Including 8080A, 8085A, µPD780 (Z80TM)
- Single Phase 8 MHz Clock
- Single +5 Volt Power Supply
- Available in 40 Pin Plastic Dual-in-Line Package

PIN CONFIGURATION

RESET	1	~	40 Vcc
RD	2		39 RW/SEEK
	3		38 LCT/DIR
ᅙ	4		37 🗗 FR/STP
- A0 C	5		36 HDL
	6		35 🗖 RDY
DB1 C	7		34 🗇 WP/TS
DB ₂	8		
DB3 🗆	9	μPD	32 🗇 PS0
	10	765A	31 🔁 PS1
DB5 🖸	11		30 🗖 WDA
DB6	12		29 🗖 US0
D87 🗖	13		28 🗖 US1
	.14		27 рно
DACK	15		26 🗖 MFM
тс	16		25 🗘 WE
IDX 🗌	17		24 🗖 vco
	18		23 🗖 RD
CLK 🗖	19		22 🗖 RDW
	20		21 🗖 wск
F	Rev/3		459

459



Operating Temperature	10°C to +70°C
Storage Temperature	-55°C to +150°C
All Output Voltages	-0.5 to +7 Volts
All Input Voltages	-0.5 to +7 Volts
Supply Voltage V _{CC}	-0.5 to +7 Volts
Power Dissipation	1 Watt

ABSOLUTE MAXIMUM RATINGS*

BLOCK DIAGRAM

 $T_8 = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Ta = -10°C to +70°C; V _{CC} = +5V	/ ± 5% unless otherwise specified.
--	------------------------------------

PARAMETER	CYMPOL		LIMP	'S		TEST
PARAMETER	SYMBOL	MIN	түрЭ	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5	T	0.8	V	
Input High Voltage	ViH	2.0		V _{CC} + 0.5	V	
Output Low Voltage	VOL.			0.45	v	IOL = 2.0 mA
Output High Voltage	∨он	2.4	1	Vcc	v	I _{OH} = -200 μA
Input Low Voltage (CLK + WR Clock)	VIL(Φ)	-0.5		0.65	V	
Input High Voltage {CLK + WR Clock)	∨ιн(Φ)	2.4		VCC + 0.5	v	
V _{CC} Supply Current	1cc	1	1	150	mA	
Input Load Current	ILI		1	10	μA	VIN = VCC
(All Input Pins)				-10	μA	VIN = OV
High Level Output Leakage Current	^I LOH			10	μA	VOUT = VCC
Low Level Output Leakage Current	LOL		[-10	μA	V _{OUT} = +0.45V

Note: (1) Typical values for $T_a = 25^{\circ}C$ and nominal supply voltage.

DC CHARACTERISTICS

PIN IDENTIFICATION

NO. SYMBOL NAME OUTPUT TO POME INST 1 RST Reet Input Processor Place FDC in Idle state. Reets output Illers to FDC in Idle state. Reets output Illers to FDC will geness Inserrupt on State Inserrupt and State ST, HUT or HTO in Idle State State. The state Inserrupt and State State. The state inservupt and State Inservupt and State Inservupt and State State. The state State State State. The state State State State. The State State State. State State State. State State. State State. State State State. State State. State State. State State.		PIN		INPUT/ CONNECTION		1		
Instruct	NO.	SYMBOL	NAME			FUNCTION		
3 WR Write Input Processor Control signal for reserver of data to PDC or formating data in the PC or formation data in the PC or formatin the PC or formation data in the PC or formating the PC or format	1	RST	Roset	Input	Processor	I lines to FDD to "0" (low). Does not effect SRT, HUT or HLT in Specify commend, if RDY pin is held high during Reset, FDC will generate interrupt 1-25 ms later. To clear this interrupt use		
And North North North North 4 CS Chip Select Input Processor IC pairs buy, when "0" (bow), burns of the Sorthing RD 5 Ao Deta/Status Reg Select Input () Processor Select Deta Reg (Ayr1) or Status Reg (Agr-0) 6-13 DBp-DEF Deta Bus Input () Processor Bi-Directions 8-Bit Deta Bus. 14 DRQ Deta DMA Request Dupput DMA DMA Sequest is being made by FDC when DRC-"1". 16 DACK DMA Acknowledge Input DMA DMA cycle is active when "1" (input fixed in the twining IOM A transfer. 16 TC Terminal Count Input DMA Indicate the beginned that track. 17 IDX Index Input PMA Indicate tha beginned to a click track. 18 INT Interrupt mode. Indicate tha beginned to a click track. Interrupt mode. 21 WCK Orock Input FDD Indicate tha beginned to a click track. 22 RDW Read Deta Window Input FDD	2	RD	Read	Input 1	Processor	Control signal for transfer of data from FDC to Data Bur, when "0" (low),		
Sector And Deta/Stratu Reg Select Input() Processor Select Data Reg (Ag^-1) or Stratus Reg (Ag^-0) 6-13 DBp-DB7 Date Bus Input() Processor Select Data Reg (Ag^-1) or Stratus Reg (Ag^-0) 14 DRQ Date Bus Input() Processor Bi-Directional B-str Data Reg (Ag^-0) 15 DACK DMA Acknowledge Input DMA DMA Acknowledge Input 16 DACK DMA Acknowledge Input DMA DMA Acknowledge Input 17 IDX Index Input DMA Indicates the termination of DMA transfer. 18 INT Interrupt Dutput Processor Indicates the termination of a disk track. 19 CLK Clock Input Processor Indicates the termination of a disk track. 19 CLK Clock Input Processor Indicates the termination of a disk track. 21 WCK Write Clock Input Processor Indicates the termination of a disk track. 22 RDW Rea	3	WR	Write	Input	Processor	Control signel for transfer of data to FDC via Data Bus, when "0" (low).		
6-13 DBg-DBy Deta Bus Input Output Processor Bi-Directional 8-Bit Data Bus. 14 DRQ Deta DMA Request Output DMA DMA Request is being made by FDC when DRQ="1"." 15 DACK DMA Acknowledge Input DMA DMA reguest is being made by FDC when DRQ="1"." 16 TC Terminal Count Input DMA DMA creater ter when '1" (high), It terminate data transfer during Read/Mita/San command in DMA or interrupt mode. 17 IDX Index Input FDD Indicates the termination of a DMA transfer. 18 INT Interrupt Output Processor Interrupt Request Generated by FDC. 19 CLK Clock Input Processor Interrupt Request Generated by FDC. 21 WCK Write Clock Input Processor Interrupt Request Generated by FDC. 23 RDW Read Deta Window Input Phase Lock Loop Generated by FLL, and used to a sample data from FDD. 24 VCO VCO Bync Output FDD Read data from FDD. Generated by FLL, and us	4	<u>cs</u>	Chip Select	Input	Processor	IC selected when "O" (low), allowing RD and WR to be enabled,		
14 DRQ Deta DMA Request Output DMA DMA Request is being made by FDC when DMA 16 DACK DMA Acknowledge Input DMA DMA cycle is active when "0" (low) and Controller is performing DMA transfer. 16 TC Terminal Count Input DMA DMA Controller is performing DMA transfer. 16 TC Terminal Count Input DMA Indicates the termination of a DMA transfer. 17 IDX Index Input FDD Indicates the termination of a disk track. 18 INT Interrupt Output FDD Indicates the beginning of a disk track. 19 CLK Clock Input Processor Interrupt Reguest Generated by FDC. 20 GND Ground Input Processor D.C. Power Return. 21 WCK Write Clock Input Phase Lock Loop Generated the a pute width of 280 http: MFM = 1MEx with a pute width of 280 http: MFM = 1MEx with a pute width of 280 http: MFM = 1MEx with a pute width of 280 http: MFM = 1MEx with a pute runne mining clock and deta bits. 24 VCO VCO Byrne <	5	A0	Data/Status Reg Select	Input	Processor	Selects Data Reg (Ag=1) or Status Reg (Ag=0) contents of the FDC to be sent to Data Bus.		
DACK DMA Acknowledge Input DMA DMA cycle is active when "0" (low) and Controller is performing DMA transfer. 16 TC Terminal Count Input DMA DMA cycle is performing DMA transfer. 16 TC Terminal Count Input DMA Indicates the termination of a DMA transfer. 16 TC Terminal Count Input DMA Indicates the termination of a disk track. 17 IDX Index Input FDD Indicates the beginning of a disk track. 18 INT Interrupt Output Processor Interrupt Reguest Generated by FDC. 19 CLK Clock Input Single These B MHz Squareway Clock. 20 GND Ground D. D.C. Power Resum. 21 WCK Write Clock Input Phase Lock Loop Generated by PLL, and used to sample date from FDD, containing clock end date bits. 22 RDW Read Date Output FDD Feed date from FDD, containing clock end date bits. 23 RDD Read date from FDD, containing clock end date bits. <	6-13	DB0-D87	Dete Bus	Input(1) Output	Processor	Bi-Directional 8-Bit Data Bus.		
16 TC Terminal Count Input DMA Controller is performing DMA transfer; Indicates the termination of a DMA transfer; Indicates the termination of a DMA transfer; Indicates the termination of a DMA transfer; Indicates the terminates data transfer during Request Generated by FDC; 17 IDX Index Input FDD Indicates the terminates data transfer during Request Generated by FDC; 18 INT Interrupt Output Processor Interrupt Request Generated by FDC; 20 GND Ground Input Single Phase 8 MIx Squeenews Clock, WH & Squeenews Clock, 21 WCK Write Clock Input Pase Lock Loco Generated by FL, end used to semple data from FDD; FM = 500 kHz, MFM = 1 MHz, with a puse width of 280 ns for both FM end MFM. 22 RDW Read Data Input Phase Lock Loco Generates by FL, end used to semple data from FDD; containing clock and data bits. 23 RDD Reed Data Input FDD Resd data from FDD; containing clock and data bits. 24 VCO VCO Bync Output FDD Enables write data Into FDD, enables VCO when "1,""." 25 WE Write Enable Output FDD	_		Deta DMA Request	Output	DMA	DRQ="1".		
International activity International activity International activity International activity 17 IDX Index Input FDD Indicates the beginning of a disk track, indicates the transformation of transformation of transformation of the transformation of transformating discretation of transformation of transformation of			DMA Acknowledge	Input	DMA	Controller is performing DMA transfer.		
17 IDX Index Input FDD Indicates the beginning of a disk track, 18 INT Interrupt Output Processor Interrupt Request Generated by FDC, 19 CLK Clock Input Single Phase 8 MHz Squarewave Clock, 20 GND Ground D.C. Power Return. 21 WCK Write Clock Input Write deta res to FDD, FM = 500 kHz, 22 RDW Reed Data Window Input Phase Lock Loop Generated by FLL, and used to sample data from FDD, 23 RDD Reed Data Window Input FDD Reed data from FDD, containing clock and data bits. 24 VCO VCO Bync Output FDD Read data from FDD, 25 WE Write Enable Output FDD Enables write data into FDD. 26 MFM MFM Mode Output FDD Enables write data into FDD. 27 HD Head Select Output FDD FDD Hm cd when "1," FM mode when "0," 27 HD Head Select Output FDD FDD Unit Selected when "1," FM mode when "0," 30 WDA Write Data Output FDD Sense FDD fault condition, in Read/Write mode; and Track 0 condition in Bek mode. <			Terminal Count	Input	DMA	fer when "1" (high), It terminates data transfer during Read/Write/Scan command		
Include Description Internation Production Statistical Sequences of PD,			Index	Input		Indicates the beginning of a disk track,		
20 GND Ground Dot Dot 21 WCK Write Clock Input Press					Processor			
21 WCK Write Clock Input Write data rate to FDD. FM = 500 kHz, MFM = 11 MHz, with a pulse width of 250 ns for both FM and MFM. 22 RDW Read Data Window Input Phase Lock Loop Generated by PLL, and used to sample data from FDD, containing clock and data bits. 23 RDD Read Data Input FDD Read data from FDD, containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Enables VCO when "1," 26 WE Write Enable Output FDD Enables vite data from FDD, enables VCO when "1," FM mode when "0." 26 MFM MFM Mode Output FDD Head 1 salected when "1" fbgh, Head 0 salected when "0" (low), enables vite data into FDD, 27 HD Head Select Output FDD Head 1 salected when "1" fbgh, Head 0 salected, when "0" (low), 28,JUS Unit Select Output FDD FDD Head 1 salected when "1" fbgh, Head 0 salected, when "0" (low), 29,JUS Unit Select Output FDD Sale All 0 sale tas in FBad/WWHE 30 WDA Write Data Output FDD	-			Input				
MFM = 1 MFM = 1 MFM = 1 MFM 22 RDW Read Data Window Input Phase Lock Loop Generated by PLL, and used to sample data from FDD, containing clock and data bits. 23 RDD Read Data Input FDD Read data from FDD, containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO when "1." 25 WE Write Enable Output FDD Enables write data into FDD, 26 MFM MFM Mode Output FDD Enables write data into FDD, 27 HD Heed Select Output FDD Heed 1 alacted when "1." FM mode when "0." 27 HD Heed Select Output FDD Heed 1 alacted when "1" (high), Heed 1 alacted when "0" (low), enables vice when "0." 28. US1,US0 Unit Select Output FDD FDD FDD. 30 WDA Write Data Output FDD Seriel clock and data bits to FDD. 31.32 PS1,PS0 Protect Input FDD Senese FDD fault condition, in Read/Write mode, and nor					<u>. </u>			
23 RDD Read Data Input FDD Read data from FDD, containing clock and data from FDD, containing clock 24 VCO VCO Bync Output Phase Lock Loop Inhibits VCO when "1." 26 WE Write Enable Output FDD Enables write data into FDD, 26 MFM MFM Mode Output Phase Lock Loop Inhibits VCO when "1." 27 HD Head Select Output FDD Enables write data into FDD. 28 WE Write Enable Output FDD Head 1 selected when "1." FM mode when "0." 27 HD Head Select Output FDD Head 1 selected when "1." FM mode when "0." 28.29 US1,US0 Unit Select Output FDD FDD Unit Selected. 30 WDA Write Data Output FDD Select all cock and data bits to FDD. 31.32 PS1,PS0 Procompenention Output FDD Sensee FDO Fault condition, in Select and when "0." 33 FLT/TR0 Fault Chand Control in Selected and whith eauer and track 0 cond				Input		MFM = 1 MHz, with a pulse width of		
24 VCO VCO Bync Output Phase Lock Loop Inhibits VCO when "0" (low), enables VCO when "1." 25 WE Write Enable Output FDD Enables VCO when "1." 26 MFM MFM Mode Output FDD Enables write deta Into FDD. 26 MFM MFM Mode Output FDD Enables write deta Into FDD. 27 HD Head Select Output FDD Head 1 selected when "1." FM mode when "0" 28.29 US1,US0 Unit Select Output FDD FDD Unit Selected. 30 WDA Write Data Output FDD Serial clock and deta bits to FDD. 31.32 PS1,PS0 Precompensation Output FDD Write precompensation ratue during MFM mode. Detarmines aerly, lets, and normal times. 33 FLT/TR0 Fault/Track 0 Input FDD Senser FDD fault condition, in Read/ Write mode; and Track 0 condition in Read/Write mode; and Two Side Medie in Sek mode. 34 WP/T8 Write Procest/urite Index Input FDD Indiceser FDD in read/Write mode, and rachut make, in thead/Write mode,				Input		Generated by PLL, and used to sample data from FDD;		
26 WE Write Enable Output FDD Enables write deta into FDD, 26 MFM MFM Mode Output FDD Enables write deta into FDD, 27 HD Heed Select Output FDD Heed 1 selected when "1," FM mode when "1," FM mode when "0," 28. MFM MFM Mode Output FDD Heed 1 selected when "1," FM mode when "0," 27 HD Heed Select Output FDD Heed 1 selected when "1," FM mode when "0," 28. US1,US0 Unit Select Output FDD FDD Unit Selected. 30 WDA Write Deta Output FDD Serial clock and deta bits to FDD. 31.32 PS1,PS0 Precompensation Output FDD Write precompensation metatus and metad/Write 33 FLT/TR0 Fault/Track 0 Input FDD Sensee FDD fault condition in Bak mode. 34 WP/TS Write Protect/ Input FDD Indicates FDD in read/Write 35 HDL Heed Loed Output FDD Indicat						and data bits.		
26 MFM MFM Mode Output Phase Lock Loop MFM mode when "1," FM mode when "0," 27 HD Head Select Output FDD Head 1 selected when "1" (high), Head 0 selected when "0" (low). 28,29 US1,US0 Unit Select Output FDD FDD Unit Selected when "0" (low). 30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS1,PS0 Precompenention (pre-shift) Output FDD Write precompensation status during MFM mode: and Track 0 condition in Beak mode 33 FLT/TR0 Fault/Track 0 Input FDD Senses FDD frault condition in Beak mode 34 WP/T8 Write Protect/ Input FDD Indicates FDD in Bead/Write mode; and Track 0 condition in Beak mode. 35 RDY Ready Input FDD Indicates FDD in Bead/Write mode, contained which causes read/Write mode. 37 FR/STP Fit Reset/Step Output FDD Read/Write runde. data mode. 38 LCT/DIR Low Current/ Output FDD Read/Write runde. datastraise ind						enables VCO when "1."		
27 HD Head Select Output FDD Head 1 selected when "1" (high), Head 0 selected when "0" (low), 28,29 US ₁ ,US ₀ Unit Select Output FDD FDD Unit Selected, 30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS ₁ ,PS ₀ Precompensation (pre-whift) Output FDD Serial clock and data bits to FDD. 33 FLT/TR ₀ Fault/Track 0 Input FDD Series FDD fault condition, in Read/ Write mode; and Track 0 condition in Sek model, mode; and Two Side Medie in Sek mode, Two-Side 34 WP/TS Write Protect/ Two-Side Input FDD Sensee FDD fault condition in Sek mode, mode; and Two Side Medie in Sek mode, in FDD to indicate FDD in ready to send or receive data. 35 RDY Ready Input FDD Indicates FDD in ready to send or receive data. 36 HDL Head Loed Output FDD Commind which esusce read/write head in FDD to contains resp fulses to mode head to another cyticker in Sek mode. 37 FR/STP Fit Reset/Step Output FDD Resets fault F.F. In FDD in Read/Write mode, destermines directi					+			
Head 0 selected when "0" (low). 28,29 US1,US0 Unit Select Output FDD FDD Unit Selected. 30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS1,PS0 Precompensation Output FDD Write precompensation status during MFM 33 FLT/TR0 Fault/Track 0 Input FDD Senser FDD fault condition, in Read/ 33 FLT/TR0 Fault/Track 0 Input FDD Senser Write procest status in Read/Write mode; and Track 0 condition in Sek mode. 34 WP/TS Write Protect/ Input FDD Indicets FDD in read/ to condition in Sek mode. 35 RDY Ready Input FDD Indicets FDD in ready to send or reactive data. 36 HDL Heed Load Output FDD Commit which causes read/write heed in FE in FDD in Read/Write 37 FR/STP Fit Reset/Step Output FDD Readers fault F.F. In FDD in Read/Write mode, astermines dilection-heed will sep in Sex mode. 38 LCT/DIR Low Current/ Output FD								
30 WDA Write Data Output FDD Serial clock and deta bits to FDD. 31.32 P\$1,P\$0, (pre-shift) Precompensation (pre-shift) Output FDD Write precompensation status during MFM mode. Determines early, lets, and normal times. 33 FLT/TR0 Feul/Track O Input FDD Series FDD fault condition, in Rise/ write mode; and Track 0 condition in Stek mode. 34 WP/T8 Write Protect/ Two-Stde Input FDD Series Write Protect statu In Read/Write mode; and Two Stde Media in Seek mode. 35 RDY Ready Input FDD Indicates FDD in ready to send or receive deta. 36 HDL Head Load Output FDD Indicates FDD in FDD to Indicate statul n Read/Write mode; contains repulses to more head in FDD to command which essues read/write head in FDD to command which essues read/write head 37 FR/STP Fit Reset/Step Output FDD Resets fault F.F. In FDD in Read/Write mode, contains resp pulses to mode head/ 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write commend prior to the occurrence of the Head Load signal, 39 TW/SEEK Read Write/SEEK Out						Head 0 selected when "0" (low).		
31.32 PS1,PS0 (pre-shift) Precompensation (pre-shift) Output FDD Write precompensation status during MFM mode. Determines early, lets, and normal times. 33 FLT/TR0 Fault/Track 0 Input FDD Senses FDD fault condition, in Read/ Write process status in Read/Write mode; and Track 0 condition in Stek mode. 34 WP/TS Write Protect / Two-Side Input FDD Senses Write Protect status in Read/Write mode; and Track 0 condition in Stek mode. 35 RDY Ready Input FDD Indicates FDD in ready to send or neoly data. 36 HDL Heed Loed Output FDD Indicates FDD in Read/Write mode, contains set pulses to more head in FDD to contact diskotts. 37 FR/STP Fit Reset/Step Output FDD Reset read/Fit mode, determines dilection- head/Write current on Inner tracks in Read/Write current prior to the occurrence of the Head Load signal. 38 TW/SEEK Read Write/SEEK Output FDD When "''' (bigh) Besk mode and when "''' (bigh) Besk mode selected and when "''' (bigh) Besk mode selected and								
Image: series of the								
34 Write Protect/ Two-Side Input FDD Senses Write Protect statule in Read/Write mode; and Two Side Madel in Seek mode. 35 RDY Ready Input FDD Indicates FDD is ready to send or receive data. 36 HDL Heed Loed Output FDD Indicates FDD is ready to send or receive data. 36 HDL Heed Loed Output FDD Commind which causes read/write heed in FDD to contact diekettes. 37 FR/STP Fit Reset/Step Output FDD Resets fault F.F. In FDD In Read/Write mode, contains map pulses to more head to another cylinder in Saek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on Inner tracks in Read/Write mode, determined direction- heed write sommand prior to the occurrence of the Head Loed signal. 39 TW/SEEK Read Write/SEEK Output FDD When "''' high) Beak mode and when "''' for No Beak/Write mode selected and when "''' for No Beak/Write mode selected.			(pre-shift)			mode. Determines early, late, and normal times.		
Two-Side Input FDD Indicates FDD to contact status mode, mode, and Two Side Media in Seek mode, 35 RDY Ready Input FDD Indicates FDD to encerve detas. 36 HDL Heed Loed Output FDD Commind which causes read/write heed in FDD to contact diskets. 37 FR/STP Fit Reset/Step Output FDD Resets fault F.F. In FDD in Read/Write mode, contains step pulses to more head to another cylinder in Seek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write mode, distances. 39 TW/SEEK Read Write/SEEK Output FDD When "1" (high) Seek mode and when "2" (low) Read/Write mode elected and when "2" (low) Read/Write mode elected and						Write mode; and Track 0 condition in Seek mode.		
36 HDL Heed Loed Output FDD Commission which causes read/write heed in FDD to commission definition of the set o			Two-Side			mode; and Two Side Media in Seek mode,		
37 FR/STP Fit Reset/Step Output FDD Reset stull F2, 51, FDD in Read/Write mode, contains resp publics to more head to another cylinder in Saek mode. 38 LCT/DIR Low Current/ Direction Output FDD FDD Reset/Write mode, contains resp publics to more head to another cylinder in Saek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write summa direction- head will say in Saek mode. 39 TRW/SEEK Read Write/SEEK Output FDD When "1" (high) Seek mode elected and when "0" (low) Read/Write mode selected.								
38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on Inner tracis in Read/Write non-state in the summary of each head/Write non-state in the summary of each All of the summary of the summary of each All of the summary of the summary of the All of the summary of the summary of the All of the summary of the summary of the All of the summary of the summary of the summary of the All of the summary of the summary of the summary of the All of the summary of the summary of the summary of the All of the summary of the summary of the summary of the All of the summary of the summary of the summary of the All of the summary of the summary of the summary of the All of the summary of the summary of the summary of the summary of the All of the summary of the summary of the summary of the summary of the All of the summary of the summary of the summary of the summary of the All of the summary of	_					in FDD to contact disketts.		
Direction Read/Write mode, determines direction- head will see in Back mode. A fault reset pulse is issued at the beginning of each Read or Write is and prior to the occurrence of the Head Load signal. 39 RW/SEEK Read Write/SEEK Output FDD When "1" (high) See the mode selected and when "0" (low) Read/Write mode selected.				Output		mode, contains step pulses to move head		
when "O" (iow) Read/Write mode selected.			Direction			Read/Write mode, determines direction- head will step in Beek mode. A fault reat pulse is leaved at the beginning of each Read or Write command prior to the occurrence of the Head Load signal.		
40 VCC +6V DC Power.		RW/SEEK		Output	FDD	When "1" (high) Seek made selected and when "0" (low) Read/Write mode selected.		
	40	Vcc	+5V			DC Power.		

Note: 1 Disabled when CS = 1.

CAPACITANCE

T_a = 25°C; f_c = 1 MHz; V_{CC} = 0V

PARAMETER			LIMIT	s		TEST	
FARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Clock Input Capacitance	C _{IN} (Φ)			20	ρF	All Pins Except	
Input Capacitance	CIN			10	pF	Pin Under Test Tied to AC	
Output Capacitance	COUT			20	pF	Ground	

9

 $T_a = -10^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$ unless otherwise specified.

PARAMETER	SYMBOL		LIMITS		UNIT	TEST
		MIN	түр()	MAX	0.1.1	CONDITION
Clock Period	ΦCY	120	125	500	ns	
Clock Active (High, Low)	Φ0	40			ns	
Clock Rise Time	Φr			20	ns	
Clock Fall Time	Φf			20	ns	
A ₀ , CS, DACK Set Up Time to RD ↓	TAR	0			ns	
A0, CS, DACK Hold Time from RD 1	TRA	0			ns	
RD Width	TRR	250			ns	
Data Access Time from RD ↓	TRD			200	ns	CL = 100 p
DB to Float Delay Time from RD †	TDF	20		100	ns	CL = 100 p
A ₀ , CS, DACK Set Up Time to WR ↓	TAW	0			ns	
A0, CS, DACK Hold Time to WR 1	TWA	0			ns	
WR Width	Tww	250			ns	
Data Set Up Time to WR ↑	TDW	150			ns	
Data Hold Time from WR 1	TWD	5			ns	
INT Delay Time from RD †	TRI			500	ns	
INT Delay Time from WR †	TWI			500	ns-	
DRQ Cycle Time	TMCY	13			μs	
DRQ Delay Time from DACK ↓	TAM			200	ns	
TC Width	TTC	1	· · · ·	1	PCY	
Reset Width	TRST	14	İ -	<u> </u>	ØCY	· · · · ·
WCK Cycle Time	TCY		2 or 4(2) 1 or 2		μs	MFM = 0 MFM = 1
WCK Active Time (High)	то	80	250	350	ns	
WCK Rise Time	T,			20	ns	
WCK Fall Time	T _f			20	ns	
Pre-Shift Delay Time from WCK 1	ТСР	20		100	ns	
WDA Delay Time from WCK 1	TCD	20		100	ns	
RDD Active Time (High)	TRDD	40			ns	
Window Cycle Time	TWCY		2.0 1.0		μs	MFM = 0 MFM = 1
Window Hold Time to/from RDD	TRDW TWRD	15			ns	
US0,1 Hold Time to RW/SEEK 1	TUS	12			μs	
SEEK/RW Hold Time to LOW CURRENT/ DIRECTION †	TSD	7			μs	
LOW CURRENT/DIRECTION Hold Time to FAULT RESET/STEP 1	TDST	1.0			μs	
US _{0,1} Hold Time from FAULT RESET/STEP †	тѕти	5.0			μs	8 MHz Cloci Period
STEP Active Time (High)	TSTP	6.0	7.0		μs	
STEP Cycle Time	T _{SC}	33	3	3	μs	1
FAULT RESET Active Time (High)	TFR	8.0	1	10	μs	1
Write Data Width	TWDD	T ₀ -50	1	ŀ	ns	1
US0,1 Hold Time After SEEK	TSU	15			μs	
Seek Hold Time from DIR	TDS	30			μs	8 MHz Cloc
DIR Hold Time after STEP	TSTD	24	1	1	μs	Period
Index Pulse Width	TIDX	10		1	ØCY	
RD + Delay from DRQ	TMR	800		†	ns	
WR ↓ Delay from DRQ	TNW	250	İ	1	ns	8 MHz Cloc
	14:44	+		12	μs	Period

AC CHARACTERISTICS

8

•7

Notes: (1) Typical values for $T_a = 25^{\circ}$ C and norminal supply voltage.

2 The former value of 2 and 1 are applied to Standard Floppy, and the latter value of 4 and 2 are applied to Mini-floppy.

③ Under Software Control. The range is from 1 ms to 16 ms at 8 MHz Clock Period, and 2 to 32 ms at 4 MHz Clock Period.

 $\textcircled{\label{eq:phi}}$ For mini-floppy applications, Φ_{CY} must be 4 mHz.

AC TEST CONDITION





AC TESTING

Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0." Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0."

Clocks are driven at 3.0V for a logic "1" and 0.3V for a logic "0." Timing measurements are made at 2.4V for a logic "1" and 0.65V for a logic "0."

TIMING WAVEFORMS



PROCESSOR WRITE OPERATION







µPD765A



The μ PD765 contains two registers which may be accessed by the main system processor; a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), which stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and μ PD765.

The relationship between the Status/Data registers and the signals \overline{RD} , \overline{WR} , and A_0 is shown below.

A0	RD	WR	FUNCTION
0	0	1	Read Main Status Register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	0	1	Read from Data Register
1	1	0	Write into Data Register

INTERNAL REGISTERS

TIMING WAVEFORMS (CONT.)



INTERNAL REGISTERS (CONT.)

The bits in the Main Status Register are defined as follows:

BIT NUMBER	NAME	SYMBOL	DESCRIPTION				
DBO	FDD 0 Busy	D ₀ B	FDD number 0 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.				
D81	FDD 1 Busy	D ₁ B	FDD number 1 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.				
DB2	FDD 2 Busy	D ₂ B	FDD number 2 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.				
OB3	FDD 3 Busy	D3B	FDD number 3 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.				
DB4	FDC Busy	СВ	A read or write command is in process. FDC will not accept any other command.				
DB5	Execution Mode	EXM	This bit is set only during execution phase in non-DMA mode. When DB5 goes low, execution phase has ended, and result phase was started. It operates only during NON-DMA mode of operation.				
DB6	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1" then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.				
DB7	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and RQM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.				

The DIO and ROM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus. The max time between the last RD or WR during command or result phase and DIO and ROM getting set or rest is 12 µs. For this reason every time Main Status Register is read the CPU should wait 12 µs. The max time from the trailing edge of the last RD in the result phase to when DB₄ (FDC Busy) goes low is 12 µs.



COMMAND SEQUENCE

Ļ

The μ PD765 is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the μ PD765 and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase:	The FDC receives all information required to perform a particular operation from the processor.
Execution Phase:	The FDC performs the operation it was instructed to do.

Result Phase: After completion of the operation, status and other housekeeping information are made available to the processor.

INSTRUCTION SET 1 2

		DATA BUS			I		· · · · · · · · · · · · · · · · · · ·
PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS	PHASE	R/W	DATA BUS	4
		READ DATA	I nemorita	FRAJE	N/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	w			Comment	1	READ A TRACK	
Commanie	w	MT MF SK 0 0 1 1 0 X X X X X HD US1 US0	Command Codes	Command	W	0 MF SK 0 0 0 1 0	Command Codes
	w	C		Í	W	X X X X X HD US1 US0	
	w	H	Sector ID information prior to Command execution. The		W W	c	Sector ID information prior
	w		4 bytes are commanded against		w	H	to Command execution
	w	NN	header on Floppy Disk.		w		1
	w	EOT		1	w	EOT	
	w	DTL		1	w	GPL	
Execution			Data second a base of the		1	0,2	
Checchen			Data-transfer between the FDD and main-system	Execution			Data-transfer between the FDD and main-system, FDC
Result							reads all data fields
Hesuit	R	ST 1	Status information after Command execution				from index hole to EOT.
	R	ST 2	Commente execution	Result	R	ST 0	Status information after
	R	——————————————————————————————————————	Sector ID information after	i i	R	ST 0	Command execution
	Ř	——————————————————————————————————————	Command execution	i	R	ST 2	
	R	N		1	R	С	Sector ID information after Command execution
		READ DELETED DATA			R		Command Execution
Command	w	MT MF SK 0 1 1 0 0	Command Codes		R	N	
	w	X X X X X HD US1 US0				READ ID	
	w	c	Sector ID information prior	Command	w	0 MF 0 0 1 0 1 0	Commands
	w	нн	to Command execution. The		w	X X X X X HD US1 US0	
!	w	R	4 bytes are commanded against header on Floppy Disk.	Execution	1	1	The first correct ID information
	w	EOT	incluer on hoppy Disk.				on the Cylinder is stored in
	w	GPL					Data Register
	w	DTL		Result	R		Status information after
Execution			Data-transfer between the		R	ST 1	Command execution
			FDD and main-system	1	R	ST 2	Sector ID information read
Result	R	ST 0	Status information after	1	I A	H	during Execution Phase from
	R	ST 1	Command execution		R	R	Floppy Disk
	R	ST 2			R	N	
	R	H	Sector ID information after Command execution	<u> </u>		FORMAT A TRACK	
	R	R		Command	w	0 MF 0 0 1 1 0 1	Command Codes
<u> </u>	R	N		1	w	X X X X X HD US1 US0	
		WRITE DATA			w		Bytes/Sector Sectors/Track
Command	w	MT MF 0 0 0 1 0 1	· Command Codes		w	GPL	Gap 3
	w	X X X X X HD US1 US0			w	D	Filler Byte
	w	c	Sector ID information prior	Execution			FDC formats an entire track
	w	R	to Command execution. The	Result	A		Status information of a
	w		4 bytes are commanded against header on Floppy Disk.		R		Status information after Command execution
	w			1	R	ST 2	
	w	DTL					
Executión					A	c	In this case, the ID information has no meaning
			Data-transfer between the		R		In this case, the ID information has no meaning
1			Data-transfer between the main-system and FDD		R	HR	
Result	R	ST 0	main-system and FDD		R R R	RR SCAN EQUAL	
Result	R	ST 0		Command	R R R		
Result	Ř	ST 1 ST 2	main-system and FDD Status information after Command execution	Command	R R R W	MT MF SK 1 0 0 0 1 X X X X HD US1 US0	has no meaning Command Codes
Result	R	ST 1	main-system and FDD Status information after Command execution Sector ID information after	Command	R R W W	H R R N SCAN EQUAL N MT MF SK 1 0 0 0 1 N X X X HD US1 US0 C	has no meaning Command Codes Sector ID information prior
Result	R R	ST 1 ST 2 C	main-system and FDD Status information after Command execution	Commend	R R R W W W	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 1 X X X X HD US1 US0 C	has no meaning
Result	Ř R R	ST 1 ST 2 C H	main-system and FDD Status information after Command execution Sector ID information after	Command	R R R W W W W W W W	H R R N SCAN EQUAL N MT MF SK 1 0 0 0 1 N X X X HD US1 US0 C	has no meaning Command Codes Sector ID information prior
Result	R R R R	ST 1 ST 2 C R R	main-system and FDD Status information after Command execution Sector ID information after	Command	R R R W W W W W W W W W W W W W W W W W	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X X HD US1 US1 US1 C	has no meaning Command Codes Sector ID information prior
Result	R R R R	ST 1 ST 2 C H R N	main-system and FDD Status information after Command execution Sector ID information after	Command	R R R W W W W W W W W W	H R R N SCAN EQUAL N MT MF SK 1 0 0 0 1 N X X X HD US1 US0 C	has no meaning Command Codes Sector ID information prior
	R R R R R R		main-system and FDD Status information after Command execution Sector ID information after Command execution		R R R W W W W W W W W W W W W W W W W W	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X X HD US1 US1 US1 C	has no meaning Command Codes Sector ID information prior to Command execution
	* * * *	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X HD US1 US0 C	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior	Command	R R R W W W W W W W W W	H R R N SCAN EQUAL N MT MF SK 1 0 0 0 1 N X X X HD US1 US0 C	has no meaning Command Codes Sector ID information prior to Command execution Deta-compared between the
	* * * * *	ST 1 ST 2 C N WRITE DELETED DATA MT MF 0 0 1 1 0 0 1 X X X X X HD US1 US0 C H	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The	Execution	R R R ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C R MT R C C SCAN EQUAL STP	has no meaning Command Codes Sector ID information prior to Command execution Deta-compared between the FDD and main-system
	****	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X HD US1 US0 C	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against		R R R W W W W W W W R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R R GPL GPL STP	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after
	* * * * * * * * * * * * *	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 X X X HD US1 US0 C H N	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The	Execution	R R R ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C R MT R C C SCAN EQUAL STP	has no meaning Command Codes Sector ID information prior to Command execution Deta-compared between the FDD and main-system
	* * * * * * * * * * * * *	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X HD US1 US0 C H C H N ST 2 N C H R N C N R OT C C N C OT C OFL	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against	Execution	R R R	H SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H C R C ST P ST P	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Command	* * * * * * * * * * * * *	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 X X X HD US1 US0 C H N	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.	Execution	R R R W W W W W W R A R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution
	* * * * * * * * * * * * *	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X HD US1 US0 C H C H N ST 2 N C H R N C N R OT C C N C OT C OFL	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.	Execution	R R R W W W W W R R R R R R R	H SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H C R C ST P ST P	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Command	* * * * * * * * * * * * *	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X HD US1 US0 C H C H N ST 2 N C H R N C N R OT C C N C OT C OFL	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.	Execution	R R R W W W W W W R A R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Command	*****	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X X HD US1 US0 C H R C H C H C H C H C H C H C H C H C H C H C H C T N OTL OTL ST 0	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data-transfer between the FDD and main-system Status information after	Execution	R R R W W W W W R R R R R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Command	*****	ST 1 ST 2 C N </th <th>main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data-transfer between the FDD and main-system</th> <th>Execution</th> <th>R R R W W W W W R R R R R R R</th> <th>H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R</th> <th>has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after</th>	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data-transfer between the FDD and main-system	Execution	R R R W W W W W R R R R R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Command	*****	ST 1 ST 2 C H R N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X X HD US1 US0 C H R C H C H C H C H C H C H C H C H C H C H C H C T N OTL OTL ST 0	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data-transfer between the FDD and main-system Status information after	Execution	R R R W W W W W R R R R R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Command	*****	ST 1 ST 2 C H N WRITE DELETED DATA MT MF 0 MT MF 0 1 O Image: Stripping to the str	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data-transfer between the FDD and main-system Status information after Command execution	Execution	R R R W W W W W R R R R R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Command		ST 1 ST 2 C H N N WRITE DELETED DATA MT MF 0 0 1 0 0 1 X X X X X HD US1 US0 C H R N C H R C H ST 0 ST 1 ST 1 ST 2 H R	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data-transfer between the FDD and main-system Status information after Command execution Sector ID information efter	Execution	R R R W W W W W R R R R R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after
Commend	*****	ST 1 ST 2 C H N WRITE DELETED DATA MT MF 0 MT MF 0 1 O Image: Stripping to the str	main-system and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data-transfer between the FDD and main-system Status information after Command execution Sector ID information efter	Execution	R R R W W W W W R R R R R R R	H R N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X HD US1 US0 C C H R C C GPL GPL ST 0 ST 2 GPL R R 7 2 R R 7 2 R	has no meaning Command Codes Sector ID information prior to Command execution Data-compared between the FDD and main-system Status information after Command execution Sector ID information after

Note: () Symbols used in this table are described at the end of this section.

(2) A₀ should equal binary 1 for all operations.
(3) X = Don't care, usually made to equal binary 0.

INSTRUCTION SET (CONT.)

μPD765A

					DAT	A 81	JS									DAT	A BL	31			
PHASE	R/W	D7	D ₆	05	D4	D3	D2	_ P1	DØ	REMARKS	PHASE	R/W	D7	D ₆	D ₅	D4	03	D2	D1	00	REMARKS
				ş	ICAN	LO	V OR	EQU	AĽ		RECALIBRATE										
Command	w	мт	MF	SK	1	1	0	0	1	Command Codes	Command	w	0	0	0	0	0	1	1	1	Command Codes
	w	x	х	х	х	х	HD	US1	USØ			w	х	х	х	х	x	о	USI	US0	
	w									Sector ID information prior	Execution										Head retracted to Track 0
	w									Command execution					SEN	SE I	NTER	RALIP	T ST/	ATUS	
	w	_									Command	w	n	0	_		-	0		0	Command Codes
	w	_			E	от							Ŭ	U	-	-		-		•	
	w	-									Result	R									Status information at the end of seek-operation about the FDC
	w	_			5	19-						н					_	_	_		of seek-operation about the PDC
Execution										Data-compared between the				0			_	CIFY		1	Command Codes
										FDD and main-system	Command	w	-	-	-	-	[-	-			Command Codes
Result	R	_								Status information after	[w							_ HU		
	R									Command execution					T '		-	_	TATU		
	R	=				c —				Sector ID information after	Command	w	6	0	_	_	0	-	0	0	Command Codes
	R									Command execution	Continuation	w	•	•	-	-	•		-	USO	Command Codes
	R	_				R —							^	^	^	^	^	по	Q31	030	
								EQU			Result	R	ļ			— s	т з				Status information about FDD
Command	w		MF						1	Command Codes							SE	EK			
Joinmand	w								USO	Command Codes	Command	¥	0	0			1		1	1	Command Codes
	w									Sector ID information prior		w	×	x	х	х	x	нD	US1	US0	
	w									Command execution		w				N	CN-				
	w										Execution										Head is positioned over
	w																				proper Cylinder on
	w												1								Diskette
	w												L		-	_					
Execution										Data-compared between the											
Exaction								•		FDD and main-system	Command	w			Ir	valid	Code	es —			Invalid Command Codes (NoOp - FDC goes into
						.				6											Standby State)
Result	R									Status information after Command execution											
	R				— š	т2-					Result	R					10				ST 0 = 80 (16)
	R									Sector ID information after											
	R	-							<u> </u>	Command execution											
	R																				

COMMAND SYMBOL DESCRIPTION

SYMBOL	NAME	DESCRIPTION			
A ₀	Address Line 0	Ao controls selection of Main Status Register ($A_0 = 0$) or Data Register ($A_0 = 1$)			
С	Cylinder Number	C stands for the current/selected Cylinder (track) number 0 through 76 of the medium,			
D	Data	D stands for the data pattern which is going to be written into a Sector.			
D7-D0	Data Bus	8-bit Data Bus, where D7 stands for a most significant bit, and D0 stands for a least significant bit.			
DTL	Data Length	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.			
EOT	End of Track	EOT stands for the final Sector number on a Cylinder. During Read or Write operation FDC will stop date transfer after a secto # equal to EOT.			
GPL	Gap Length	GPL stands for the length of Gap 3, During Read/Write commands this value determines the number of bytes that VCOs will stay low after two CRC bytes. During Format command it determines the size of Gap 3.			
н	Head Address	H stands for head number 0 or 1, as specified in ID field.			
HD	Head	HD stands for a selected head number 0 or 1 and controls the polarity of pin 27. (H = HD in all command words.)			
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).			
нит	Head Unload Time	HUT stands for the head unload time after a read or write opera- tion has occurred (16 to 240 ms in 16 ms increments).			
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.			
МТ	Multi-Track	If MT is high, a multi-track operation is to be performed. If MT = 1 after finishing Read/Write operation on side 0 FDC will auto- matically start searching for sector 1 on side 1.			

D F 2 8

SYMBOL	NAME	DESCRIPTION
N	Number	N stands for the number of data bytes written in a Sector.
NCN	New Cylinder Number	NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the com- pletion of SENSE INTERRUPT STATUS Command. Position of Head at present time.
R	Record	R stands for the Sector number, which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data Address Mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD. (1 to 16 ms in 1 ms increments.) Stepping Rate applies to all drives, (F = 1 ms, E = 2 ms, etc.).
ST 0 ST 1 ST 2 ST 3	Status O Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be con- fused with the main status register (selected by $A_0 = 0$). ST 0-3 may be read only after a com- mand has been executed and contain information relevant to that particular command.
STP		During a Scan operation, if STP = 1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP = 2, then alternate sectors are read and compared.
US0, US1	Unit Select	US stands for a selected drive number 0 or 1.

COMMAND SYMBOL DESCRIPTION (CONT.)



SYSTEM CONFIGURATION

PROCESSOR INTERFACE During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register. After each byte of data read or written to Data Register, CPU should wait for 12 μ s before reading MSR. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the μ PD765. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the μ PD765. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the μ PD765. is required in only the Command and Result Phases, and NOT during the Execution Phase.

> During the Execution Phase, the Main Status Register need not be read, If the μ PD765 is in the NON-DMA Mode, then the receipt of each data byte (if μ PD765 is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal (\overline{RD} = 0) or Write signal (\overline{WR} = 0) will reset the Interrupt as well as output the Data onto the Data Bus. If the processor cannot handle Interrupts fast enough (every 13 μ s) for MFM and 27 μ s for FM mode, then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt signal.

> If the μ PD765 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The μ PD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a $\overline{DACK} = 0$ (DMA Acknowledge) and a $\overline{RD} = 0$ (Read signal). When the DMA Acknowledge signal goes low ($\overline{DACK} = 0$) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a WR signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) or EOT sector was read/ written, then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read, The Read Data Command, for example has seven bytes of data in the Result Phase, All seven bytes must be read in order to successfully complete the Read Data Command, The µPD765 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The μ PD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the μ PD765 to form the Command Phase, and are read out of the µPD765 in the Result Phase, must occur in the order shown in the Command Table, That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the μ PD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the μ PD765 is ready for a new command.

POLLING FEATURE OF THE µPD765

After the Specify command has been sent to the μ PD765, the Unit Select line US0 and US1 will automatically go into a polling mode. In between commands (and between step pulses in the SEEK command) the μ PD765 polls all four FDD's looking for a change in the Ready line from any of the drives. If the Ready line changes state (usually due to a door opening or closing) then the μ PD765 will generate an interrupt. When Status Register 0 (ST0) is read (after Sense Interrupt Status is issued), Not Ready (NR) will be indicated. The polling of the Ready line by the μ PD765 occurs continuously between commands, thus notifying the processor which drives are on or off line. Each drive is polled every 1.024 ms except during the Read/Write commands.

READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data bus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. TC should be issued at the same time that the DACK for the last byte of data is sent. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multitrack), MF (MFM/FM), and N (Number of Bytes/Sector). Table 1 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette
· 0	0	00	(128) (26) = 3,328	26 at Side 0
0	-1	01	(256) (26) = 6,656	or 26 at Side 1
1	0	00	(128) (52) = 6,656	00
1	1	01	(256) (52) = 13,312	26 at Side 1
0	0	01	(256) (15) = 3,840	15 at Side 0
0	1	02	(512) (15) = 7,680	or 15 at Side 1
1	0	01	(256) (30) = 7,680	1E 0: 1
1	1	02	(512) (30) = 15,360	15 at Side 1
0	0	02	(512) (8) = 4,096	8 at Side 0
0	1	03	(1024) (8) = 8,192	or 8 at Side 1
1	0	02	(512) (16) = 8,192	8 at Side 1
1	· 1	03	(1024) (16) = 16,384	o at Side I

Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 1, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and exet to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK = 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 μ s in the FM Mode, and every 13 μ s in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

FUNCTIONAL DESCRIPTION OF COMMANDS

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

[нр	Final Sector Transferred to Processor	ID In	ID Information at Result Phase					
мт	ΗU	Final Sector Transferred to Processor	С	н	R	N			
	0	Less than EOT	NC	NC	R+1	NC			
0	0	Equal to EOT	C + 1	NC	R = 01	NC			
0	1	Less than EOT	NC	NC	R+1	NC			
	1	Equal to EOT	C + 1	NC	R = 01	NC			
	0	Less than EOT	NC	NC	R+1	NC			
1	0	Equal to EOT	NC	LSB	R = 01	NC			
' .	1	Less than EOT	NC	NC	R+1	NC			
	1	Equal to EOT	C+1	LSB	R = 01	NC			

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution.

2 LSB (Least Significant Bit): The least significant bit of H is complemented.

WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified Head Settling Time (defined in the Specify Command), and begins reading ID Fields. When all four bytes loaded during the command (C, H, R, N) match the four bytes of the ID field from the diskette, the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) riag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- Transfer Capacity
- Head Unload Time Interval
- EN (End of Cylinder) Flag
- ID Information when the processor terminates command (see Table 2)
- ND (No Data) Flag
- Definition of DTL when N = 0 and when N ≠ 0

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 27 µs in the FM mode, and every 13 µs in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

READ A TRACK

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire data field from each of the sectors are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data fields on the track, as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when number of sectors read is equal to EOT. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively. During this command there is no data transfer between FDC and the CPU except during the result phase.

FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with non-sequential sector numbers, if desired.

The processor must send new values for C, H, R, and N to the μ PD765 for each sector on the track. If FDC is set for DMA mode, it will issue 4 DMA requests per sector. If it is set for interrupt mode, it will issue four interrupts per sector and the processor must supply C, H, R and N load for each sector. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting buts 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes:

		• • •	ANDAAD							
FORMAT	SECTOR SIZE	N	SC	GPL (1)	GPL 2	SECTOR SIZE	N	SC	GPL ①	GPL 2
	128 bytes/Sector	00	1A	07	1B	128 bytes/Sector	00	12	07	09
FM Mode	256	01	0F	0E	2A	128	00	10	10	19
	512	02	08	16	3A	256	01	08	18	30
	1024 bytes/Sector	03	04	47	8A	512	02	04	46	87
	2048	04	02	C8	FF	1024	03	02	C8	FF
	4096	05	01	C8	FF	2048	04	Q1	C8	FF
	256	01	1A	0E	36	256	01	12	0A	0C
	512	02	0F	1B	54	256	01	10	20	32
MEM March	1024	03	08	35	74	512	02	08	2A	50
MFM Mode	2048	04	04	99	FF	1024	03	04	80	FO
	4096	05	02	C8	FF	2048	04	02	C8	FF
	8192	06	01	C8	FF	4096	05	01	C8	FF

8" STANDARD FLOPPY

Table 3

Note: (1) Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

② Suggested values of GPL in format command.

③ In MFM mode FDC can not perform a read/write/format operation with 128 bytes/sector. (N = 00)

④ All the values are hexidecimal.

SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system. The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of $DFDD = D_{Processor}$. $DFDD \leq DP_{rocessor}$ or $DFDD \geq DP_{Processor}$. The hexificemial byte of FF either from memory or from FDD can be used as a mask byte because it always meet the condition of the compare. Ones complement arithmetic is used for comparison (FF = largest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremental (R + STP \rightarrow R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

5%" MINI ELOPPY

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

	STATUS R	EGISTER 2	COMMENTS	
COMMAND	BIT 2 = SN	BIT 3 = SH	COMMENTS	
	0	1	DFDD = DProcessor	
Scan Equal	1	0	DFDD + DProcessor	
	0	1	DFDD = DProcessor	
Scan Low or Equal	0	0	DFDD < DProcessor	
	1	0	DFDD > Dprocessor	
	0	1	DFDD = DProcessor	
Scan High or Equal	0	0	DFDD > DProcessor	
-	1	0	DFDD < Dprocessor	

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20; then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27 μ s (FM Mode) or 13 μ s (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command, FDC has four independent Present Cylinder Registers for each drive. They are clear only after Recalibrate command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and if there is a difference performs the following operation:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.) PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command, After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated. At this point FDC interrupt goes high, Bits DB₀-DB₃ in Main Status Register are set during seek operation and are cleared by Sense Interrupt Status command.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once. No other command could be issued for as long as FDC is in process of sending Step Pulses to any drive.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

[If the time to write 3 bytes of seek command exceeds 150 μs, the timing between first two Step Pulses may be shorter than set in the Specify command by as much as 1 ms.

RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 0 (low) and Step Pulses are issued. When the Track O signal goes high, the SE (SEEK END) flag in Status Register O is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
 - a. Read Data Command
- e. Write Data Command
- b. Read a Track Command c Bead ID Command
- f. Format a Cylinder Command
- g. Write Deleted Data Command
- d. Read Deleted Data Command h. Scan Commands
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. During an execution phase in NON-DMA Mode, DB5 in Main Status Register is high. Upon entering Result Phase this bit gets clear. Reason 1 and 4 does not require Sense Interrupt Status command. The interrupt is cleared by reading/writing data to FDC Interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

SEEK END	INTERRU	PT CODE					
BIT 5	BIT 6	BIT 7	CAUSE				
0	1	1	Ready Line changed state, either polarity				
1	0	0	Normal Termination of Seek or Recalibrate Command				
		0	Abnormal Termination of Seek or Recalibrate Command				

Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sensa Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

Issuing Sense Interrupt Status Command without interrupt pending is treated as an invalid command. SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms ... 7F = 254 ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information stored internally in FDC registers.

INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. No interrupt is generated by the PD765 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the µPD765 is in the Result Phase and the contents of Status Register 0 (STO) must be read. When the processor reads Status Register 0 it will find a 80 hex indicating an invalid command was received

A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

474

STATUS REGISTER				······
IDENTIFICATION	NO.	BIT	SYMBOL	DESCRIPTION
				ATUS REGISTER 0
0	D.,	1		
0	D7	Interrupt Code	IC	D7 = 0 and D6 = 0 Normal Termination of Command, (NT). Com- mand was completed and properly executed.
Ð	Dę			D7 = 0 and D6 = 1 Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.
4				D7 = 1 and D6 = 0 Invalid Command issue, (IC). Command which was issued was never started.
				$D_7 = 1$ and $D_6 = 1$ Abnormal Termination because during command execution the ready signal from FDD changed state.
· Jr	D5	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).
P	D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.
0	D3	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.
0	D2	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.
	D1	Unit Select 1	US 1	These flags are used to indicate a Drive Unit.
	D ₀	Unit Select 0	USO	Number at Interrupt.
			STA	TUS REGISTER 1
	D7	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.
	D ₆			Not used. This bit is always 0 (low).
	D5	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.
	D ₄	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.
	D3			Not used. This bit always 0 (low).
	D ₂	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set. During executing the READ ID Command, if
				the FDC cannot read the ID field without an error, then this flag is set. During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.

*

	BIT		DESCRIPTION				
NO.	NAME	SYMBOL	DESCRIPTION				
		STATU	S REGISTER 1 (CONT.)				
D1	Not	NW	During execution of WRITE DATA, WRITE				
	Writable		DELETED DATA or Format A Cylinder Com-				
			mand, if the FDC detects a write protect signal				
ļ			from the FDD, then this flag is set.				
D ₀	Missing	MA	If the FDC cannot detect the ID Address Mark				
	Address Mark		after encountering the index hole twice, then				
			this flag is set.				
			If the FDC cannot detect the Data Address Mark				
			or Deleted Data Address Mark, this flag is set.				
			Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.				
	L	ST/	ATUS REGISTER 2				
D7		· · · · ·	Not used. This bit is always 0 (low).				
D6	Control	СМ	During executing the READ DATA or SCAN				
00	Mark	Civi	Command, if the FDC encounters a Sector which				
Ļ			contains a Deleted Data Address Mark, this				
			flag is set.				
D5	Data Error in	DD	If the FDC detects a CRC error in the data field				
_	Data Field		then this flag is set.				
D4	Wrong	WC	This bit is related with the ND bit, and when the				
	Cylinder		contents of C on the medium is different from				
			that stored in the IDR, this flag is set.				
D3	Scan Equal	SH	During execution, the SCAN Command, if the				
	Hit		condition of "equal" is satisfied, this flag is set.				
D ₂	Scan Not	SN	During executing the SCAN Command, if the				
	Satisfied		FDC cannot find a Sector on the cylinder which				
			meets the condition, then this flag is set.				
D1	Bad Cylinder	BC	This bit is related with the ND bit, and when the				
	Cynnder		content of C on the medium is different from that stored in the IDR and the content of C is				
			FF, then this flag is set.				
Do	Missing	MD	When data is read from the medium, if the FDC				
-0	Address Mark		cannot find a Data Address Mark or Deleted				
	in Data Field		Data Address Mark, then this flag is set.				
		STA	TUS REGISTER 3				
D7	Fault	FT	This bit is used to indicate the status of the				
-,	Jun	• •	Fault signal from the FDD.				
D6	Write	WP	This bit is used to indicate the status of the				
- 0	Protected		Write Protected signal from the FDD.				
D5	Ready	RY	This bit is used to indicate the status of the				
- 5			Ready signal from the FDD.				
D4	Track 0	TO	This bit is used to indicate the status of the				
			Track 0 signal from the FDD.				
D3	Two Side	TS	This bit is used to indicate the status of the				
		1	Two Side signal from the FDD.				
D2	Head Address	HD	This bit is used to indicate the status of Side				
_			Select signal to the FDD.				
D1	Unit Select 1	US 1	This bit is used to indicate the status of the Unit				
			Select 1 signal to the FDD.				
D ₀	Unit Select 0	USO	This bit is used to indicate the status of the Unit				
			Select 0 signal to the FDD.				

STATUS REGISTER IDENTIFICATION (CONT.)

It is suggested that you utilize the following applications notes:

- #8 for an example of an actual interface, as well as a "theoretical" data \bigcirc separator.
- #10 for a well documented example of a working phase lock loop. 2



Plastic

F

D

	Plastic	
ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
M	0.25 ^{+0.1} 0.05	0.010 + 0.004 0.002

765ADS-REV3-1-82-CAT