

# Schematics

This appendix has all of the original schematic drawings, in their proper order, for your perusal. The schematics accompanying the text in each chapter are slightly different, because I omitted some connections that weren't relevant to the subject at hand. Here, you'll get the full story.


Each pair of facing pages holds a single schematic page with about an inch of overlap. The two dotted lines near the gutter in the middle mark the overlap boundaries, so you can rejoin the pieces fairly easily: squash the book down on a copier, blip the Copy button, trim one half to the line, overlap it with the other, and paste 'em together.

The source code diskette includes these schematics as **TIFF** files that you can load into nearly any graphics program and print on your own printer. After you decompress them, they'll take up about 3.5 MB on your disk and even more when you import them as graphic files. Check the **ReadMe** file for more information!


You'll find tables listing all the I/O ports, control and status bits, and memory addresses, as well as a Bill of Material, after the schematics. You can use those tables as a ready reference as you trace through the schematics.

Enjoy!

## The Embedded PC's ISA Bus




## Schematics




Schematic 1  
Board Overview

The Firmware Development Board has three major functional blocks. The next pages explore each block in detail.

## The Embedded PC's ISA Bus




## Schematics




Schematic 2  
ISA Bus Interface

PC System and ISA Bus Interface  
These three blocks connect the Firmware Development board to the PC through the ISA bus and a few external wires.

## The Embedded PC's ISA Bus




## Schematics



Schematic 3  
ISA Bus Connections


The two blocks on the left represent the ISA bus connectors. The A & C pins are on the component side of the board, the B & D pins are on the solder side.

## The Embedded PC's ISA Bus






## Schematics




Schematic 4  
Address & Control Buffers

These chips provide the proper isolation and loading on the ISA bus. The buffers are always active, so their outputs always track the current bus signals.

## The Embedded PC's ISA Bus



## Schematics




Schematic 5  
Data Bus Buffers

These chips provide bidirectional control of the data bus signals for I/O and memory accesses. Note that memory accesses use 8-bit transfers, not 16-bit.




The two F521 decoders activate the board's circuitry when I/O and memory addresses match the jumper settings. The LS221 provides variable I/O wait states to show their effect.

# Schematics






# Schematics




**Schematic 7: Watchdog and Battery Backup**  
The MAX691 monitors the +5 V supply and triggers an NMI through the -IOCHCK bus line. Its watchdog timer output triggers a system reset using a wire to the Reset switch.

## The Embedded PC's ISA Bus





## Schematics




Schematic 8  
I/O Devices

The Firmware Development Board includes three main I/O devices. Details of each gadget appear in successive pages.




# Schematics




**Schematic 9: Timer and LCD Clocking**  
The 82C54 timer can supply generally useful interrupts or control the Graphic LCD interface, the latter of which accounts for most of the support circuitry in this schematic.

# The Embedded PC's ISA Bus




# Schematics




Schematic 10  
Graphic LCD Refresh RAM

The LCD Refresh RAM address can come from either the LS590 Address Counters or the ISA bus through the LS245 Address Buffers. The LCD panel sees the RAM output through a latch and multiplexer.

## The Embedded PC's ISA Bus





## Schematics




## The Embedded PC's ISA Bus

LED byte values...

Char	Before NOT (inv)	After NOT (direct)
0	7E	81
1	3D	CF
2	6D	92
3	79	86
4	33	CC
5	5B	A4
6	5F	A0
7	70	8F
8	7F	80
9	73	8C
A	77	88
B	1F	E0
C	4E	B1
D	3D	C2
E	4F	B0
F	47	B8
	05	FA
	0F	FD
	67	98
	08	F7




Most two-digit LED assemblies have pin 1 located here... but a little probing will make sure if yours is unmarked






# Schematics



**Schematic 12**  
LEDs and DIP Switches

These simple circuits provide convenient access to the firmware and show what it's doing. You can easily modify this circuitry for general bit input and output.

## The Embedded PC's ISA Bus







A small text LCD panel can be a useful output device for many systems. This I/O port design eliminates the need for a direct ISA bus connection with all its timing complexities.

## The Embedded PC's ISA Bus

Choose =one= memory circuit!



Configuration Jumpers



## Schematics

### Socket Configuration

#### 32K Static RAM (62256)

Pin 1 - BA14  
 Pin 20 - (Power OK) AND (Mem Addr Match)  
 Pin 26 - BA13  
 Pin 27 - (Enable RAM Write) AND (BSMemW)  
 Pin 28 - Backup Vcc

#### 8K EEPROM (28C64A)

Pin 1 - no connection (-Busy out)  
 Pin 20 - Mem Addr Match  
 Pin 26 - no connection (tie high for 8K RAM)  
 Pin 27 - (Enable RAM Write) AND (BSMemW)  
 Pin 28 - +5 V


#### 32K EPROM (27256)

Pin 1 - +5 V  
 Pin 20 - Mem Addr Match  
 Pin 26 - BA13  
 Pin 27 - BA14  
 Pin 28 - +5 V


### Schematic 14 Memory Options

The Firmware Development Board can support nonvolatile memory with EPROM, EEPROM, or battery backed RAM. This schematic shows the various connections and jumper options.

## The Embedded PC's ISA Bus




# Schematics



**Schematic 15**  
**Battery backed RAM**


The MAX691 you saw earlier controls the Backup Vcc that drives this RAM and HCT32 gate. The RAM is normally write protected to prevent accidental data changes.

## The Embedded PC's ISA Bus





## Schematics



Schematic 16  
EEPROM

Firmware polling determines the write cycle duration for this EEPROM. This chip must also have write protection to prevent accidental changes.



This is about as simple as a memory can get, even if the address and data buffers did appear on previous pages. You obviously don't need any write protection for an EPROM!

## Schematics

### Port Addresses

You will find all of the Firmware Development Board I/O port addresses and bits defined in `\ISAbus\Code\Micro-C\FirmDev.h`.

U14, the 74F521 address comparator, decodes all I/O addresses from 0300 through 031F, even if the board doesn't actually have any hardware at a particular address. The Firmware Development Board hardware uses these I/O addresses.

Port	Read	Write
0308	Timer 0 Count/Status	Timer 0 Count
030A	Timer 1 Count/Status	Timer 1 Count
030C	Timer 2 Count/Status	Timer 2 Count
030E	unused	Timer Control Register
031A	unused	Graphic LCD Controls
031C	Board Status Bits	Board + Text LCD Controls
031E	DIP Switches	LED Digits (7 seg + dec pt)

See Schematic 12 for the bit layout in the two seven-segment LED digits at 031E.

### Control and Status Bits

These bits at I/O address 031A control the Graphic LCD Interface. Because the interface is write only, there are no corresponding Status bits:

Bit	Write Function
7	unused
6 - 4	Blinking MUX selection
3	unused
2	Enable LCD Panel
1	Disable Blinking MUX
0	Enable Address Counters

## The Embedded PC's ISA Bus

These bits at I/O address 031C control various functions and report status conditions throughout the board:

Bit	Read Status	Write Function
15	unused	-Enable Data to Char LCD
14	unused	+RS to Character LCD
13	unused	+Rd/-Wr to Character LCD
12	unused	+E to Character LCD
11	unused	unused
10	+DS2400 Data In	+DS2400 Data Out
9	-Pushbutton	+Enable FDB RAM Write
8	-Power Alert from MAX691	Watchdog Toggle to MAX691
7 - 0	Data from Character LCD	Data to Character LCD

## Memory Addresses

The Firmware Development Board occupies two distinct blocks of the CPU's memory address space, as defined by the jumper settings for U22 and U36. The settings used throughout the book are defined in \ISAbus\Code\Micro-C\FirmDev.h:

Address	Function
C800:0000 - C800:7FFF	(E)EPROM or RAM
D000:0000 - D000:7FFF	Graphic LCD Refresh RAM

## Bill of Materials

This list includes the parts required for the Firmware Development Board, with the exception of the prototyping board itself and sundries such as sockets, jumpers, bypass caps, and so forth, all of which depend on how you plan to construct the hardware.

Remember those bypass capacitors! Although the ISA bus circuitry doesn't run at warp speed, you must still pay attention to your construction techniques. A prototype board with solid power planes will work much better than daisy chained Wire-Wrap links.

The EEPROM, EPROM, and battery backed RAM share common circuits, so you won't need quite as many parts as you see on those pages. Decide which versions you'll build and plan accordingly.

Most of the LEDs appear in the two seven-segment digits in Schematic 12, which doesn't show their reference numbers. The remainder, all discrete LEDs, are scattered over the board to indicate key logic states.

## The Embedded PC's ISA Bus

Item	Quan	Ref	Description	Item	Quan	Ref	Description
1	1	BT1	3V Lithium			R3	330
2	2	C1	47 pF			R4	330
		C5	47 pF			R5	330
3	1	C2	1 nF			R6	330
4	4	C3	100 nF			R7	330
		C6	100 nF			R8	330
		C8	100 nF			R9	330
		C9	100 nF			R10	330
5	1	C4	1-10 nF			R11	330
6	2	C7	10 uF/35 V			R12	330
		C10	10 uF/35 V			R13	330
7	1	C11	200 uF/50VDC			R14	330
8	21	D1	LED			R15	330
		D2	LED			R17	330
		D3	LED			R18	330
		D4	LED			R19	330
		D5	LED			R20	330
		D6	LED			R21	330
		D7	LED			R22	330
		D8	LED			R23	330
		D9	LED			R25	330
		D10	LED			R26	330
		D11	LED			R27	330
		D12	LED			R28	330
		D13	LED			R29	330
		D14	LED			R30	330
		D15	LED			R31	330
		D16	LED			R32	330
		D18	LED			R47	330
		D19	LED			R48	330
		D20	LED			R49	330
		D21	LED			R54	330
9	1	D17	1N4148	28	7	R16	10 K
10	1	D22	BRIDGE			R24	10 K
11	1	D23	1N4001			R38	10 K
12	4	JP_1	JMP 2X2			R53	10 K
		JP_20	JMP 2X2			R55	10 K
		JP_26	JMP 2X2			R66	10 K
		JP_28	JMP 2X2			R67	10 K
13	1	JP_27	JMP 2X3	29	6	R33	4.7 K
14	3	JP1	HEADER 5X2			R34	4.7 K
		JP6	HEADER 5X2			R35	4.7 K
		JP9	HEADER 5X2			R36	4.7 K
15	5	JP2	JMP			R37	4.7 K
		JP3	JMP			R56	4.7 K
		JP5	JMP	30	1	R39	25 K
		JP7	JMP	31	1	R40	2.7 K
		JP8	JMP	32	10	R41	R
16	3	JP10	3 HEADER			R42	R
		JP11	3 HEADER			R43	R
		JP13	3 HEADER			R44	R
17	1	JP12	HEADER 3X2			R45	R
18	1	J1	CON AT62B			R58	R
19	1	J2	CON AT36B			R59	R
20	2	J3	CON2			R60	R
		J4	CON2			R61	R
21	1	J5	CON14AP			R62	R
22	1	J6	CON26A	33	1	R46	560
23	1	K1	RELAY DPDT	34	2	R50	2.5 K
24	1	LCD1	DMC-20434			R57	2.5 K
25	1	P1	PHONE PLUG	35	1	R51	45 K
26	1	Q1	2N2907A	36	1	R52	15 K
27	35	R1	330	37	1	R63	100
		R2	330	38	1	R64	120

## Schematics

Item	Quan	Ref	Description
39	1	R65	2 K Pot
40	1	R68	680
41	2	S1	SW DIP-8
		S2	SW DIP-8
42	1	S3	SW PUSHBUTTON
43	14	U1	74LS245
		U2	74LS245
		U3	74LS245
		U4	74LS245
		U5	74LS245
		U9	74LS245
		U10	74LS245
		U20	74LS245
		U21	74LS245
		U28	74LS245
		U29	74LS245
		U46	74LS245
		U47	74LS245
		U49	74LS245
44	1	U6	7407
45	5	U7	74LS374
		U8	74LS374
		U26	74LS374
		U27	74LS374
		U48	74LS374
46	3	U11	74LS139
		U41	74LS139
		U56	74LS139
47	2	U12	74LS138
		U13	74LS138
48	3	U14	74F521
		U22	74F521
		U36	74F521
49	1	U15	74LS221
50	2	U16	74LS00
		U40	74LS00
51	1	U17	82C54
52	2	U18	74LS74
		U39	74LS74
53	1	U19	1/8 HCT245
54	1	U24	MAX691
55	2	U30	62256
		U45	62256
56	1	U31	74HCT32
57	1	U32	27256
58	1	U33	28C64A
59	1	U34	DS2400
60	1	U35	74LS08
61	3	U37	74HCT74
		U39	74HCT74
		U42	74HCT74
62	1	U38	74LS109
63	3	U43	74LS590
		U44	74LS590
		U52	74LS590
64	1	U50	74LS32
65	2	U57	74HCT374
		U51	74HCT374
66	1	U53	74LS151
67	1	U54	74HCT157
68	1	U55	LM337T

