TURBO ASSEMBLER®

QUICK REFERENCE GUIDE

2.0

QUICK REFERENCE GUIDE



ORLAND

Turbo Assembler®

Quick Reference Guide

BORLAND INTERNATIONAL, INC. 1800 GREEN HILLS ROAD P.O. BOX 660001, SCOTTS VALLEY, CA 95067-0001

The material in *Part 3* and *Part 4* is reprinted with permission of Intel Corporation, Copyright/Intel Corporation 1987, 1990.

. . .

÷ ...

Copyright © 1991 by Borland International. All rights reserved. All Borland products are trademarks or registered trademarks of Borland International, Inc. Other brand and product names are trademarks or registered trademarks of their respective holders.

PRINTED IN THE USA. 10 9 8 7 6 4 3 2 1



Part 1 Predefined symbols

\$	2
@code	2
@CodeSize	2
@CPU	2
@curseg	2
@data	2
@DataSize	2
??date	2
@fardata	2
@fardata?	2
@FileName	2
??filename	2
@Model	2
@Startup	3
??time	3
??version	3
@WordSize	3

Part 2 Operators

Ideal mode operator	
precedence	6
MASM mode operator	U
precedence	6
Operators	7
()	7
*	7
+ (binary)	7
+ (unary)	7
	-
- (binary)	2
- (unary)	7
	7
/	7
•	8
?	8
	8
	-
AND	8
ВҮТЕ	8
BYTE PTR	8
CODEPTR	8
DATAPTR	8
Briting Inc. Inc. Inc. Inc. Inc. Inc. Inc.	-
DUP	8
DWORD	9

	9
	9
	9
FAR PTR	9
FWORD	9
FWORD	9
GE	9
	9
	9
HIGH 10	Ô
LARGE 10	-
LE 10	-
LENGTH 10	-
	-
LOW 10 LOW 10	~
LT 10	-
	-
	-
MOD 10	-
NE 11	
NEAR	
NEAR PTR 1	
NOT 17 OFFSET 17	
OFFSET 12	
OR 17	-
OR	-
PROC PTR 12	-
PTR 12	1
PWORD 12	
PWORD PTR 12	
QWORD 12	2
QWORD PTR 12	2
SEG 12	2
SHL 12 SHORT 12	
SHORT 12	2
SHR 12	2
SIZE 12	
SMALL 13	_
SYMTYPE 13	
TBYTE 13	
TBYTE PTR 13	
THIS 13	
TTD (70) 7	_
.ТҮРЕ Га)

<u>∽</u> ∕
-1
ز ب
-)
- ⁻)
()
\mathcal{L}
- \
\supset
· ·
<i>~</i> .
)
~~/
$\overline{)}$
)
<u> </u>
· \
ز_
- 1
÷.,
)
- <u>`</u>
- ,
D
~ \
·_/
$\overline{}$
~
- 2
<u> </u>
·
51
-)
· · · · ·
·-)
-
·)

じ し つ し

ා ල

000000

i

ТҮРЕ	13
ТҮРЕ	13
UNKNOWN	13
WIDTH	14
WORD	14
WORD PTR	14
XOR	14
The special macro operators	14
&	14
<>	14
1	14
%	14
	14
;;	15
Part 3 Directives	
.186	18
.286	18
.286C	18
.286P	18
.287	18
.386	18
.386C	18
.386P	18
	18
.486	18
.486C	18
.486P	19
.8086	19
.8087	19
:	19
=	19
ALIGN	19
.ALPHA	19
ARG	19
ASSUME	20
%BI	20
CATSTR	20
.CODE	20
CODESEG	20
COMM	20
COMM	20
	21
%COND CONST	21
CUN51	
.CREF	21
%CREF	21
%CREFALL	21
%CREFREF %CREFUREF	21
%CREFUREF	21
%CTLS	21
.DATA	22
DATASEG	22

.DATA?	22
DB	22
	22
%DEPTH	22
DF	22
DISPLAY	23
DOSSEG	23
DP	23
DO	23
DT	23
DW	23
ELSE	24
ELSEIF	24
EMUL	24
END	24
ENDIF	
ENDM	25
ENDP	25
ENDS	25 25
	25 25
EQU	25 25
ERR	
ERR	25
.ERR1	25
.ERR2	25
.ERRB	25
.ERRDEF	26
.ERRDIF	26
.ERRDIFI	26
ERRE	26
.ERRIDN	26
.ERRIDNI	26
ERRIF	26
ERRIF1	26
ERRIF2	26
ERRIFB [*]	27
ERRIFDEF	27
ERRIFDIF	27
ERRIFDIFI	27
ERRIFE	27
ERRIFIDN	27
ERRIFIDNI	
ERRIFNB	27
ERRIFNDEF	27
ERRNB	
.ERRNDEF	
.ERRNZ	
EVEN	
EVENDATA	28
EXITM	28
EXTRN	28
.FARDATA	

$\sum_{i=1}^{n}$
,
· . ~ ·
í.
C
<u> </u>
,
د در د معمر
2 -
~~··
r
11
,
, ,
. سر
e
• •
<i></i>

· · · ·
×
e 1
,
~ …
1

İİ

)	
)	
)	FARDATA
	.FARDATA?
Ĵ.	
])	
_)	GROUP
	IDEAL
	IF 3
)	IF1 3
	IF2 3
	IFB
	IFDEF
_)	IFDIF
ار س	IFDIFI
)	
~ `	IFE
])	IFIDN 3
- ,	IFIDNI 3
- 1	IFNB 3
_)	IFNDEF 3
	%INCL
	INCLUDE
、	INCLUDELIB
-	
ل_	INSTR
	IRP 3
- /	IRPC 3
<u> </u>	JUMPS 3
_)	LABEL 3
-	.LALL 3
[]	.LFCOND
	%LINUM
<u> </u>	
\Box	%LIST 3
	.LIST 3
<u>_</u>)	LOCAL 3
	LOCALS 3
	MACRO 3
2	%MACS 3
	MASM 3
ر ا	MASM51
<u> </u>	MODEL
])	.MODEL
	MULTERRS
<u>ب</u>	NAME 3
[)	%NEWPAGE 3
_)	%NOCONDS 3
	%NOCREF
\mathbb{D}	%NOCTLS
	NOEMUL
[]	%NOINCL
])	
	NOJUMPS
[]	%NOLIST 3
3	NOLOCALS 3
	%NOMACS 3
\Box	NOMASM51 3
\square	
Ĵ	
_)	

NOMULTERRS	37
NOSMART	37
%NOSYMS	37
%NOTRUNC	38
NOWARN	38
ORG	38
%OUT	-38
P186	38
P286	38
P286N	38
P286P	38
P287	38
	- 38
P386N	39
P386P	39
P387	39
P486	39
P486N	39
P8086	39
P8087	39
P8087	39
0 DONT	39
PNO87	40
%POPLCTL	40
PROC	40
PUBLIC	40
PUBLICDLL	41
PURGE	41
PURGE	41
OLIRKS	41
QUIRKS	41
	41
RECORD	41
REPT	42
RETCODE	42
RETF	42
RETN	42
	42
.SALL	42
SEO	43
.SEQ	43
SIZESTR	43
SMART	43
	40
.STACK	43
.STACKSTACK	43 43
.STACK	
STACKSTACKSTACKSTACK	43
STACK STACK STACK STRUC SUBSTR SUBSTR	43 43 44
.STACK STACK STRUC SUBSTR SUBSTR SUBTTL	43 43 44 44
.STACK STACK STRUC SUBSTR SUBTTL %SUBTTL	43 43 44 44 44
.STACK STACK STRUC SUBSTR SUBSTR SUBTTL	43 43 44 44

29

29

%TEXT 4	4
.TFCOND 4	4
TITLE 4	4
%TITLE 4	4
%TRUNC 4	4
UDATASEG 4	4
UFARDATA 4	5
UNION 4	5
USES 4	5
WARN 4	5
.XALL 4	5
.XCREF 4	5
.XLIST 4	5

Part 4 Processor Instructions

Operand-size and address-size	
attributes	48
Default segment attribute	48
Operand-size and	
address-size instruction	
prefixes	48
Address-size attribute for	
	49
Instruction format	49
ModR/M and SIB bytes	51
How to read the instruction	
set pages	56
Flags	56
Opcode	57
Instruction	57
Clocks	60
AAA	61
AAD	61
AAM	61
AAS	62
ADC	62
ADD	63
AND	63
ARPL	64
BOUND	64
BSF	65
BSR	65
BSWAP	66
BT	66
BTC	66
BTR	67
BTS	67
CALL	67
CBW	
CDQ	
CLC	70

CLD	70
CLI	70
CLTS	71
CMC	71
	72
CMP CMPS, CMPSB, CMPSW,	12
CMPS, CMPSB, CMPSW,	
CMPSD	72
CMPXCHG	73
CWD	74
CWDE	75
DAA	75
DAS	75
DEC	76
DIV	76
ENITED	76
ENTER	77
HLT IDIV	
IDIV	77
IMUL	78
IN	79
INC	79
INS, INSB, INSW, INSD	80
INT, INTO	81
INVD	82
INVLPG	82
IRET, IRETD	83
Icc	83
JMP	86
LAHF	87
LAR	88
	88
LEA	
LEAVE LGDT/LIDT	89
	89
LGS, LSS, LFS, LDS, LES	90
LLDT	91
LMSW	91
LOCK	92
LOCK LODS, LODSB, LODSW,	
LODSD	93
LOOP, LOOPcond	93
	94
LTR	95
LSL LTR MOV	95
MOV	95 96
MOV MOVS, MOVSB, MOVSW,	90
MOVS, MOVSD, MOVSV,	~
MOVSD	96
MOVSX	97
MOVZX MUL	97
MUL	98
NEG	98
NOP	99
NOT	99

(*). /*

/---

. .

-

:)		
<u>()</u>	OR	. 99
	OUT	100
- J	OUTS, OUTSB, OUTSW,	
[]	OUTSD	100
)	POP	101
	POPA, POPAD	102
J)	POPF, POPFD	103
~	PUSH	103
Ū –	PUSHA, PUSHAD	104
	PUSHF, PUSHFD	104
Ĵ.	RCL, RCR, ROL, ROR	105
0	REP, REPE, REPZ, REPNE,	
	REPNZ	107
\mathbb{C}	RET	109
2)	SAHF	110
	SAL, SAR, SHL, SHR	110
	SBB	112
	SCAS, SCASB, SCASW,	
	SCASD	112
	SETcc	113
2)	SGDT, SIDT	114
C)	SHLD	115
Ĵ	SHRD	115
	SLDT	116
с)	SMSW	116
\odot	STC	116
	STD	117
(STI	117
\mathbb{C}	STOS, STOSB, STOSW,	440
Ĵ	STOSD	117
	STR	118
2	SUB	119
$\sum_{i=1}^{n}$	TEST VERR, VERW	119 120
·	WAIT	
	WAIT	120 121
	XADD	121
22	XCHG	121
<u> </u>	XLAT, XLATB	122
Ē,	XOR	122
C)		
-	Part 5 Coprocessor instruct	ions
Ĵ	F2XM1	127
ت ا	FABS	127
2	FADD	127
	FADDP	127
C)	FBLD	128
	FBSTP	128
	FCHS	128
Ú.	FCLEX, FNCLEX	128
\odot	FCOM	129
Ĵ		
\Box		
$\langle \gamma \rangle$		

FCOMP FCOMPP	129
FCOMPP	129
	129
FDECSTP	130
FDISI, FNDISI	130
FDIV	130
FDIVP	130
FDIVR FDIVRP FENI , FNENI	131
FDIVRP	131
FENI, FNENI	131
FFKEE	131
FIADD	132
FICOM	132
FICOMP	132
FIDIV	132
FIDIVR	133
FILD	133
FIMUL	133
FINCSTP	133
FINIT, FNINIT	134
FIST	134
FISTP	134
FISUB	134
FISUBR	135
FLD	135
FLDCW	135
FLDENV	135
FLDLG2	136
FLDLN2	136
FLDL2E	136
FLDL21	136
FLDPI	137
FLDZ	137
FLD1	137
FMUL	137
FMULP	138
FNOP	138
FPATAN	138
FPREM	138
FPREM1	139
FPTAN	139
FRNDINT	139
FRSTOR	139
FRSTOR FSAVE , FNSAVE	140
FSCALÉ	140
FSETPM	140
FSIN	140
FSINCOS	141
FSORT	141
FST FSTCW , FNSTCW	141
FSTCW , FNSTCW	141

FSTENV, FNSTENV 142
FSTP 142
FSTSW, FNSTSW 142
FSTSW AX, FNSTSW AX 142
FSUB 143
FSUBP 143
FSUBR 143
FSUBRP 143
FTST 144
FUCOM 144
FUCOMP 144
FUCOMPP 144
FWAIT 144
FXAM 145
FXCH 145
FXTRACT 145
FYL2X 145
FYL2XP1 146
F2XM1 146
12/0111

COUCEVE COUCEVELS - S . .--

 \mathbb{C} 20 2) زن Ċ 0 00 ÷ . _____ . $-\omega'$ ل Ċ) رے رے


The *Turbo Assembler Quick-Reference Guide* **contains abbreviated** discussions of the TASM predefined symbols, operators, and directives in *Parts* 1, 2, and 3, and a thorough discussion of the processor and coprocessor instructions in *Parts* 4 and 5.

Several notational conventions are followed in this manual:

- *Italics*: In text, italics represent labels, placeholders, variables, and arrays. In syntax expressions, placeholders are set in italics to indicate that they are user-defined.
- **Boldface**: Boldface is used in text for directives, instructions, symbols, and operators, as well as for command-line options.
- CAPITALS: In text, capital letters are used to represent instructions, directives, registers, and operators.
- Monospace: Monospace type is used to display any sample code, text or code that appears on your screen, and any text that you must actually type to assemble, link, and run a program.
- Keycaps: In text, keycaps are used to indicate a key on your keyboard. It is often used when describing a key you must press to perform a particular function; for example, "Press Enter after typing your program name at the prompt."

Introduction

1 . ,.... 1



All the predefined symbols can be used in both MASM and Ideal mode.

\$

Represents the current location counter within the current segment.

@code

Alias equate for .CODE segment name.

@CodeSize

Numeric equate that indicates code memory model (0=near, 1=far).

@CPU

Numeric equate that returns information about current processor directive.

@curseg

Alias equate for current segment.

@data

Alias equate for near data group name.

@DataSize

Numeric equate that indicates the data memory model (0=near, 1=far, 2=huge).

??date

String equate for today's date.

@fardata

Alias equate for initialized far data segment name.

@fardata?

Alias equate for uninitialized far data segment name.

@FileName

Alias equate for current assembly file name.

??filename

String equate for current assembly file name.

@Model

Numeric equate representing the model currently in effect.

. .

@Startup

Label that marks the beginning of startup code.

??time

String equate for the current time.


??version

Numeric equate for current Turbo Assembler version number.

@WordSize

Numeric equate that indicates 16- or 32-bit segments (2=16-bit, 4=32-bit).

...



(_____ ~- -

This part covers the operators Turbo Assembler provides and their precedence. The two tables that follow detail operator precedence for Ideal and MASM modes.

Ideal mode operator precedence

The following table lists the operators in order of priority (highest is first, lowest is last):

- (), [], LENGTH, MASK, OFFSET, SEG, SIZE, WIDTH
- HIGH, LOW
- 🖩 +, (unary)
- *, /, MOD, SHL, SHR
- **+**, (binary)
- EQ, GE, GT, LE, LT, NE
- NOT
- AND
- OR, XOR
- : (segment override)
- . (structure member selector)
- HIGH (before pointer), LARGE, LOW (before pointer), PTR, SHORT, SMALL, SYMTYPE

MASM mode operator precedence

- <, (), [], LENGTH, MASK, SIZE, WIDTH
- . (structure member selector)
- HIGH, LOW
- +, (unary)
- : (segment override)
- OFFSET, PTR, SEG, THIS, TYPE
- *, /, MOD, SHL, SHR
- **+**, (binary)
- EQ, GE, GT, LE, LT, NE
- NOT
- OR, XOR
- LARGE, SHORT, SMALL, .TYPE



Operators

(expression)

()

×

Marks expression for priority evaluation.

ideal, MASM

Ideal, MASM

Ideal, MASM

expression1 * expression2

Multiplies two integer expressions. Also used with 80386 addressing modes where one expression is a register.

+ (binary)

expression1 + expression2

Adds two expressions.

+ (unary)

+ expression

Indicates that *expression* is positive.

- (binary)

expression1 - expression2

Subtracts two expressions.

- (unary)

- expression

Changes the sign of *expression*.

Ideal, MASM

memptr.fieldname

Selects a structure member.

1

expression1 / expression2

Divides two integer expressions.

PART 2, Operators

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

:	ldeal, MASM
segorgroup : expression	
Generates segment or group override.	
?	ldeal, MASM
Dx ?	
Initializes with indeterminate data (where Dx is DB, DD, D DT , or DW).	F, DP, DQ,
[]	Ideal, MASM
expression1[expression2]	
[expression1][expression2]	
MASM mode: The [] operator can be used to specify additi indirect memory operands.	on or register
Ideal mode: The [] operator specifies a memory reference.	
AND	ideal, MASM
expression1 AND expression2	
Performs a bit-by-bit logical AND of two expressions.	
BYTE	Idea
BYTE expression	
Forces address expression to be byte size.	
BYTE PTR	Ideal, MASM
BYTE PTR expression	
Forces address expression to be byte size.	
CODEPTR	Ideal, MASN
CODEPTR expression	
Returns the default procedure address size.	
DATAPTR	ldea
DATAPTR expression	
Forces address expression to model-dependent size.	
DUP	ldeal, MASN
count DUP (expression [,expression])	
· · · · ·	

:

DWORD

DWORD	Ideo
DWORD expression	
Forces address expression to be doubleword size.	
DWORD PTR	ldeal, MASN
DWORD PTR expression	
Forces address expression to be doubleword size.	
EQ	ideai, MASN
expression1 EQ expression2	
Returns true if expressions are equal.	
FAR	ldea
FAR expression	
Forces an address expression to be a far code pointer.	
FAR PTR	ideai, MASM
FAR PTR expression	
Forces an address expression to be a far code pointer.	
FWORD	Idea
FWORD expression	
Forces address expression to be 32-bit far pointer size.	
FWORD PTR	Ideal, MASM
FWORD PTR expression	
Forces address expression to be 32-bit far pointer size.	
GE	ldeal, MASM
expression1 GE expression2	
Returns true if one expression is greater than or equal to th	e other.
GI	Ideal, MASM
expression1 GT expression2	
Returns true if one expression is greater than the other.	
нісн	Ideal, MASM
HIGH expression	
Returns the high part (8 bits or <i>type</i> size) of <i>expression</i> .	
PART 2, Operators	ç

	Ideal
type HIGH expression	
Returns the high part (8 bits or type size) of expression.	
LARGE	ldeal, MASM
LARGE expression	
Sets <i>expression</i> 's offset size to 32 bits. In Ideal mode, this oper only if 386 code generation is enabled.	ration is legal
LE	Ideal, MASM
expression1 LE expression2	
Returns true if one expression is less than or equal to the oth	ier.
LENGTH	Ideal, MASM
LENGTH name	
Returns number of data elements allocated as part of <i>name</i> .	
LOW	Ideal, MASM
LOW expression	
Returns the low part (8 bits or <i>type</i> size) of <i>expression</i> .	
LOW	ldea
type LOW expression	
Returns the low part (8 bits or <i>type</i> size) of <i>expression</i> .	
LT	ideal, MASM
expression1 LT expression2	
Returns true if one expression is less than the other.	
MASK	Ideal, MASM
MASK recordfieldname MASK record	
Returns a bit mask for a record field or an entire record.	
MOD	Ideal, MASN
MOD expression1 MOD expression2	Ideal, MASN

(_____ ,--- ·

Ideal

Ideal, MASM

Ideal, MASM

Ideal, MASM

NE

0 ()

. 1

ز ...

-)

 \sim)

.... .

- ./

expression1 NE expression2

Returns true if expressions are not equal.

NEAR

NEAR expression

Forces an address expression to be a near code pointer.

NEAR PTR

NEAR PTR expression

Forces an address expression to be a near code pointer.

NOT

NOT expression

Performs a bit-by-bit complement (invert) of *expression*.

OFFSET

OFFSET expression

Returns the offset of *expression* within the current segment (or the group that the segment belongs to, if using simplified segmentation directives or Ideal mode).

OR

expression1 OR expression2

Performs a bit-by-bit logical OR of two expressions.

PROC

PROC expression

Forces an address expression to be a near or far code pointer.

PROC PTR

PROC PTR expression

Forces an address expression to be a near or far code pointer.

PTR

type PTR expression

Forces address expression to have *type* size.

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal

11

PWORD	Ideal
PWORD expression	
Forces address expression to be 32-bit far pointer size.	
PWORD PTR	ideai, MASM
PWORD PTR expression	
Forces address expression to be 32-bit far pointer size.	
QWORD	Ideal
QWORD expression	
Forces address expression to be quadword size.	
QWORD PTR	Ideal, MASM
QWORD PTR expression	
Forces address expression to be quadword size.	
SEG	ldeal, MASM
SEG expression	
Returns the segment address of an expression that refer	ences memory.
SHL	Ideai, MASM
expression SHL count	
Shifts the value of <i>expression</i> to the left <i>count</i> bits. A neg the data to be shifted the opposite way.	ative count causes
SHORT	Ideal, MASM
SHORT expression	
Forces <i>expression</i> to be a short code pointer (within -128 the current code location).	to +127 bytes of
SHR	Ideal, MASM
expression SHR count	
Shifts the value of <i>expression</i> to the right <i>count</i> bits. A ne causes the data to be shifted the opposite way.	egative count
SIZE	Ideal, MASM
SIZE name	
Returns size of data item allocated with <i>name</i> . In MASM turns the value of LENGTH <i>name</i> multiplied by TYPE mode, SIZE returns the byte count within <i>name</i> 's DUP.	<i>name</i> . In Ideal
12	PART 2, Operators
12	$1 - \pi (1 - 2, Operations)$

Ċ

,-

· 2 --نر ... , •

SMALL

SMALL expression

Sets *expression*'s offset size to 16 bits. In Ideal mode, this operation is legal only if 386 code generation is enabled.

SYMTYPE

SYMTYPE

Returns a byte describing expression.

TBYTE

TBYTE expression

Forces address expression to be 10-byte size.

TBYTE PTR

TBYTE PTR expression

Forces address expression to be 10-byte size.

THIS

THIS type

Creates an operand whose address is the current segment and location counter. *type* describes the size of the operand and whether it refers to code or data.

.TYPE

.TYPE expression

Returns a byte describing the mode and scope of *expression*.

TYPE

TYPE name1 name2

Applies the type of an existing variable or structure member to another variable or structure member.

TYPE

TYPE expression

Returns a number indicating the size or type of expression.

UNKNOWN

UNKNOWN expression

Removes type information from address expression.

Ideal, MASM

ideal

Ideal

Ideal, MASM

Ideal, MASM

MASM

IDEAL

MASM

Ideal

WIDTH	Ideal, MASM
WIDTH recordfieldname WIDTH record	
Returns the width in bits of a field in a record, or of an en	tire record.
WORD	Idea
WORD expression	
Forces address expression to be word size.	
WORD PTR	Ideal, MASM
WORD PTR expression	
Forces address expression to be word size.	
XOR	Ideal, MASM
expression1 XOR expression2	
Performs bit-by-bit logical exclusive OR of two expression Unconditional page break inserted for print formatting	S.
The special macro operators	
&	Ideal, MASM
&name	
Substitutes actual value of macro parameter name.	
<>	ideal, MASM
Treats <i>text</i> literally, regardless of any special characters it r	night contain.
	Ideal, MASM
!character	
Treats <i>character</i> literally, regardless of any special meaning wise have.	; it might other-
%	Ideal, MASN
%text	
Treats <i>text</i> as an expression, computes its value and replac result. <i>text</i> may be either a numeric expression or a text eq	es <i>text</i> with the uate.

(1

•••

. .

. **~~**

.-

. .-

-. ---, • ·· /~ --. .--

ා ව

:)

Ċ

<u>_</u>)


つ つ つ

こ) こ)

		ldeal, MASM
;comment		

Suppresses storage of a comment in a macro definition.

• • • -2 - - ---



.186	MASM
English accomplete of 90196 measured instructions	

Enables assembly of 80186 processor instructions.

.286

Enables assembly of non-privileged (real mode) 80286 processor instructions and 80287 numeric coprocessor instructions.

.286C

Enables assembly of non-privileged (real mode) 80286 processor instructions and 80287 numeric coprocessor instructions.

.286P

MASM

MASM

MASM

Enables assembly of all 80286 (including protected mode) processor instructions and 80287 numeric coprocessor instructions.

.287	MASM
Enables assembly of 80287 numeric coprocessor instructions.	

.386

Enables assembly of non-privileged (real mode) 386 processor instructions and 387 numeric coprocessor instructions.

.386C

MASM

MASM

Enables assembly of non-privileged (real mode) 386 processor instructions and 387 numeric coprocessor instructions.

.386P

MASM

MASM

Enables assembly of all 386 (including protected mode) processor instructions and 387 numeric coprocessor instructions.

.38	37				

Enables assembly of 387 numeric coprocessor instructions.

.486 MASM Enables assembly of non-privileged (real mode) instructions for the i486

.486C

processor.

MASM

.

Enables assembly of non-privileged (real mode) instructions for the i486 processor.

MASM

MASM

.486P

0

. .

ر ل ز ل

، -ر__ ر__

2)

2,2

- / - ·

Enables assembly of protected mode instructions for the 80486 processor.

.8086

Enables assembly of 8086 processor instructions only. This is the default processor instruction mode used by Turbo Assembler.

.8087

MASM

Enables assembly of 8087 numeric coprocessor instructions only. This is the default coprocessor instruction mode used by Turbo Assembler.

:

name:

Defines a near code label called name.

=

name = expression

Defines or redefines a numeric equate.

ALIGN

ALIGN boundary

Rounds up the location counter to a power-of-two address boundary (2, 4, 8, ...).

.ALPHA

Sets alphanumeric segment-ordering. The /a command-line option performs the same function.

ARG

ARG argument [,argument] ... [=symbol] [RETURNS argument [,argument]]

Sets up arguments on the stack for procedures. Each argument is assigned a positive offset from the BP register, presuming that both the return address of the procedure call and the caller's BP have been pushed onto the stack already. Each *argument* has the following syntax (boldface items are literal):

argname [[count1]] [:[debug_size] [type] [:count2]]

The optional *debug_size* has this syntax:

[type] **PTR**

MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

ASSUME	ldeal, MASM		
ASSUME segmentreg:name [,segmentreg:name] ASSUME segmentreg:NOTHING ASSUME NOTHING			
Specifies the segment register (<i>segmentreg</i>) that will be used the effective addresses for all labels and variables defined u segment or group name (<i>name</i>). The NOTHING keyword c ciation between the designated segment register and segme name. The ASSUME NOTHING statement removes all ass tween segment registers and segment or group names.	nder a given ancels the asso- nt or group		
%BI	Ideal, MASM		
%BIN size			
Sets the width of the object code field in the listing file to <i>siz</i>	ze columns.		
CATSTR	Ideal, MASM51		
name CATSTR string [,string]			
Concatenates several strings to form a single string <i>name</i> .			
.CODE	MASM		
CODESEG	ldeal, MASM		
.CODE [name] CODESEG [name]			
Defines the start of a code segment when used with the .Me tive. If you have specified the medium or large memory mo follow the .CODE (or CODESEG) directive with an optional dicates the name of the segment.	odel, you can		
СОММ	Ideal, MASM		
COMM definition [,definition]			
Defines a communal variable. Each definition describes a sy the following format (boldface items are literal):	mbol and has		
[distance] [language] symbolname[[count1]]:type [:count2]			
<i>distance</i> can be either NEAR or FAR and defaults to the size data memory model if not specified. <i>language</i> is either C, PA BASIC, FORTRAN, PROLOG, or NOLANGUAGE and de guage-specific conventions to be applied to <i>symbolname. sym</i> communal symbol (or symbols, separated by commas). If <i>du</i> NEAR, the linker uses <i>count1</i> to calculate the total size of th <i>tance</i> is FAR, the linker uses <i>count2</i> to indicate how many of are of size <i>count1</i> times the basic element size (determined b can be one of the following: BYTE, WORD, DATAPTR, CO	ASCAL, efines any lan- <i>abolname</i> is the <i>istance</i> is the array. If <i>dis</i> - elements there by <i>type</i>). <i>type</i>		

ſ.

_____ . . .

/ -... • - - , (Ē

($(\]$ ~~

/ r . -

....

....

e -

 Γ <u>,</u> Ċ Ĺ

Ż

í

MASM

DWORD, FWORD, PWORD, OWORD, TBYTE, or a structure name. count2 specifies how many items this communal symbol defines. Both count1 and count2 default to 1.

COMMENT

0 ()Ċ

 \bigcirc

C)

Ĵ

00

2)

C 0

COMMENT delimiter [text] [text]

delimiter [text]

Starts a multiline comment. *delimiter* is the first non-blank character following COMMENT.

%COND

Shows all statements in conditional blocks in the listing. This is the default mode for Turbo Assembler.

.CONST, MASM

CONST

Defines the start of the constant data segment.

%CREF

Allows cross-reference information to be accumulated for all symbols encountered from this point forward in the source file. .CREF reverses the effect of any %XCREF or .XCREF directives that inhibited the information collection.

%CREFALL

Causes all subsequent symbols in the source file to appear in the crossreference listing. This is the default mode for Turbo Assembler. % CREFALL reverses the effect of any previous % CREFREF or % CREFUREF directives that disabled the listing of unreferenced or refer-

%CREFREF

Disables listing of unreferenced symbols in cross-reference.

%CREFUREF

Lists only the unreferenced symbols in cross-reference.

%CTLS

Causes listing control directives (such as %LIST, %INCL, and so on) to be placed in the listing file.

21

.CREF enced symbols.

Ideal, MASM

Ideal, MASM

Ideal, MASM

MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

.DATA		MASM

DATASEG

Defines the start of the initialized data segment in your module. You must first have used the **.MODEL** directive to specify a memory model. The data segment is put in a group called DGROUP, which also contains the segments defined with the **.STACK**, **.CONST**, and **.DATA**? directives.

.DATA?

MASM

ideal

(----

Defines the start of the uninitialized data segment in your module. You must first have used the **.MODEL** directive to specify a memory model. The data segment is put in a group called DGROUP, which also contains the segments defined with the **.STACK**, **.CONST**, and **.DATA** directives.

DB

DD

Ideal, MASM

[name] DB expression [,expression]...

Allocates and initializes a byte of storage. *name* is the symbol you'll subsequently use to refer to the data. *expression* can be a constant expression, a question mark, a character string, or a **DUP**licated expression.

Ideal, MASM

[name] DD [type PTR] expression [,expression]...

Allocates and initializes 4 bytes (a doubleword) of storage. *name* is the symbol you'll subsequently use to refer to the data. *type* followed by PTR adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. *type* is one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, SHORT, NEAR, FAR or a structure name. *expression* can be a constant expression, a 32-bit floating-point number, a question mark, an address expression, or a DUPlicated expression.

%DEPTH

Ideal, MASM

%DEPTH width

Sets size of depth field in listing file to *width* columns. The default is 1 column.

DF

Ideal, MASM

[name] DF [type PTR] expression [,expression]...

Allocates and initializes 6 bytes (a far 48-bit pointer) of storage. name is the symbol you'll subsequently use to refer to the data. *type* followed by **PTR** adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. *type* is one of the following: **BYTE**, **WORD**, **DATAPTR**, **CODEPTR**, **DWORD**, **FWORD**, **PWORD**, **QWORD**, **TBYTE**, **SHORT**, **NEAR**, **FAR** or a structure name. *expression*

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal. MASM

can be a constant expression, a question mark, an address expression, or a **DUP**licated expression.

DISPLAY

DISPLAY "text"

Outputs a quoted string (text) to the screen.

DOSSEG

じつ

<u>)</u>

2

0)

5)

ز

<u>ر</u> ر

(;)

00000000000

Enables DOS segment-ordering at link time. Use this directive only when you are writing stand-alone assembler programs. Use **DOSSEG** once in the main module that specifies the starting address of your program.

DP

[name] DP [type PTR] expression [,expression]...

Allocates and initializes 6 bytes (a far 48-bit pointer) of storage. name is the symbol you'll subsequently use to refer to the data. *type* followed by **PTR** adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. *type* is one of the following: **BYTE**, **WORD**, **DATAPTR**, **CODEPTR**, **DWORD**, **FWORD**, **PWORD**, **QWORD**, **TBYTE**, **SHORT**, **NEAR**, **FAR** or a structure name. *expression* can be a constant expression, a question mark, an address expression, or a **DUP**licated expression.

DQ

[name] DQ expression [,expression]...

Allocates and initializes 8 bytes (a quadword) of storage. *name* is the symbol you'll subsequently use to refer to the data. expression can be a constant expression, a 64-bit floating-point number, a question mark, or a **DUP**licated expression.

DT

[name] DT expression [,expression]...

Allocates and initializes 10 bytes of storage. name is the symbol you'll subsequently use to refer to the data. *expression* can be a constant expression, a packed decimal constant expression, a question mark, an 80-bit floatingpoint number, or a **DUP**licated expression.

DW

Ideal, MASM

[name] DW [type PTR] expression [,expression]...

Allocates and initializes 2 bytes (a word) of storage. *name* is the symbol you'll subsequently use to refer to the data. *type* followed by **PTR** adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. *type* is one of the following: **BYTE**, **WORD**, **DATAPTR**, **CODEPTR**, **DWORD**, **FWORD**, **PWORD**,

QWORD, TBYTE, SHORT, NEAR, FAR or a structure name. expression can be a constant expression, a question mark, an address expression, or a **DUP**licated expression.

ELSE	ldeal, MASM
ELSE	
IF condition	
statements1	

[ELSE statements2] ENDIF

Starts alternative conditional assembly block. The statements introduced by ELSE (*statements2*) are assembled if *condition* evaluates to false.

ELSEIF	Ideal, MASM
ELSEIF	
IF condition1 statements1 [ELSEIF condition2 statements2] ENDIF	
Starts nested conditional assembly block if <i>condition2</i> is true. S forms of ELSEIF are supported: ELSEIF1, ELSEIF2, ELSEIFB, ELSEIFDEF, ELSEIFDIF, ELSEIFDIFI, ELSEIFIDN, ELSEIFIDNI, ELSEIFNB, and ELSEIFNDEF.	,

EMUL	ideal, MASM	
Causes all subsequent numeric coprocessor instructions to be generated a emulated instructions, instead of real instructions. When your program i executed, you must have a software floating-point emulation package in- stalled or these instructions will not work properly.		
END	ldeal, MASM	
END [startaddress]		
Marks the end of a source file. <i>startaddress</i> is a sym specifies the address in your program where you w Turbo Assembler ignores any text that appears afte	vant execution to begin.	
ENDIF	Ideal, MASM	

....

· · · ·

....

~

1

_

~

 Γ

ENDIF

Marks the end of a conditional assembly block started with one if the IFxxxx directives.

ENDM

0 زل

20

()

0

Ĵ

し

C)

Ċ,

3

Ċ,

0 Ü)

-./

ز_

~

C)

 \mathbb{C} \mathbb{C}

つ つ

Ċ

Ö

 \odot

5,1

C.)

...

Ideal, MASM

Marks the end of a repeat block or a macro definition.

ENDP

Ideal, MASM

ENDP [procname] [procname] ENDP

Marks the end of a procedure. If procname is supplied, it must match the procedure name specified with the PROC directive that started the procedure definition.

ENDS

ENDS [segmentname | strucname] [segmentname | strucname]ENDS

Marks end of current segment, structure or union. If you supply the optional name, it must match the name specified with the corresponding SEGMENT, STRUC, or UNION directive.

EQU

Ideal, MASM

Ideal, MASM

name EQU expression

Defines *name* to be a string, alias, or numeric equate containing the result of evaluating expression.

.ERR

Ideal, MASM

MASM

MASM

MASM

MASM

Forces an error to occur at the line that this directive is encountered on in the source file.

.ERR1

ERR

Forces an error to occur on pass 1 of assembly.

.ERR2

Forces an error to occur on pass 2 of assembly if multiple-pass mode (controlled by /m command-line option) is enabled.

.ERRB

.ERRB argument

.ERRDEF

Forces an error to occur if *argument* is blank (empty).

.ERRDEF

MASM

 $\overline{}$

(

(``

1

···

,

.ERRDEF symbol

Forces an error to occur if symbol is defined.

.ERRDIF

MASM

.ERRDIF argument1, argument2

Forces an error to occur if arguments are different. The comparison is case sensitive.

.ERRDIFI

MASM

.ERRDIFI argument1, argument2

Forces an error to occur if arguments are different. The comparison is not case sensitive.

.ERRE	MASM
.ERRE expression	
Forces an error to occur if <i>expression</i> is false (0).	
.ERRIDN	MASM
.ERRIDN argument1, argument2	
Forces an error to occur if arguments are identical. sensitive.	The comparison is case
.ERRIDNI	MASM
.ERRIDNI argument1,argument2	
Forces an error to occur if arguments are identical. case sensitive.	The comparison is not
ERRIF	ideal, MASM
ERRIF expression	
Forces an error to occur if <i>expression</i> is true (nonzer	o).
ERRIF1	Ideal, MASM
Forces an error to occur on pass 1 of assembly.	
ERRIF2	Ideal, MASM
Forces an error to occur on pass 2 of assembly if m trolled by /m command-line option) is enabled.	ultiple-pass mode (con-

27

ERRIFB

つい

ERRIFB argument

Forces an error to occur if *argument* is blank (empty).

ERRIFDEF

- ERRIFDEF symbol
- Forces an error if *symbol* is defined.

ERRIFDIF

ERRIFDIF argument1, argument2

Forces an error to occur if arguments are different. The comparison is case sensitive.

ERRIFDIFI

ERRIFDIFI argument1, argument2

Forces an error to occur if arguments are different. The comparison is not case sensitive.

ERRIFE

ERRIFE expression

Forces an error if *expression* is false (0).

ERRIFIDN

ERRIFIDN argument1, argument2

Forces an error to occur if arguments are identical. The comparison is case sensitive.

ERRIFIDNI

ERRIFIDNI argument1, argument2

Forces an error to occur if arguments are identical. The comparison is not case sensitive.

ERRIFNB

ERRIFNB argument

Forces an error to occur if *argument* is not blank.

ERRIFNDEF

ERRIFNDEF symbol

Forces an error to occur if *symbol* is not defined.

PART 3, Directives

) \Rightarrow _) CD しり <u>.</u>) 2) _ / C) ل ب U) 3 0 0 0 0 C) \odot 2) ロンン し こ) ر_ $(\overline{)}$ C) \mathbb{C} 00000000

Ideal, MASM

Ideal, MASM

Ideal, MASM

......

Ideal, MASM

ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

.ERRNB	MASM
.ERRNB argument	
Forces an error to occur if <i>argument</i> is not blank.	

.ERRNDEF

MASM

MASM

Forces an error to occur if *symbol* is not defined.

.ERRNZ

.ERRNZ expression

.ERRNDEF symbol

Forces an error to occur if *expression* is true (nonzero).

EVEN

Ideal, MASM

Rounds up the location counter to the next even address.

EVENDATA

ldeal, MASM

Rounds up the location counter to the next even address in a data segment.

EXITM

Ideal, MASM

Terminates macro- or block-repeat expansion and returns control to the next statement following the macro or repeat-block call.

EXTRN

Ideal, MASM

EXTRN definition [definition]...

Indicates that a symbol is defined in another module. *definition* describes a symbol and has the following format:

[language] name[count1]:type [:count2]

language specifies that the naming conventions of C, PASCAL, BASIC, FORTRAN, ASSEMBLER, or PROLOG are to be applied to symbol *name*. *name* is the symbol that is defined in another module and can optionally be followed by *count1*, an array element multiplier that defaults to 1. *type* must match the type of the symbol where it's defined and must be one of the following: NEAR, FAR, PROC, BYTE, WORD, DWORD, DATAPTR, CODEPTR, FWORD, PWORD, QWORD, TBYTE, ABS, or a structure name. *count2* specifies how many items this external symbol defines and defaults to 1 if not specified.

.FARDATA

FARDATA

.FARDATA [segmentname] FARDATA [segmentname]

Defines the start of a far initialized data segment. *segmentname*, if present, overrides the default segment name.

.FARDATA?

.FARDATA? [segmentname]

Defines the start of a far uninitialized data segment. *segmentname*, if present, overrides the default segment name.

GLOBAL

GLOBAL definition [,definition]...

Acts as a combination of the **EXTRN** and **PUBLIC** directives to define a global symbol. *definition* describes the symbol and has the following format (boldface items are literal):

[language] name [[count1]] :type [:count2]

language specifies that the naming conventions of C, PASCAL, BASIC, FORTRAN, NOLANGUAGE, or PROLOG are to be applied to symbol *name*. If *name* is defined in the current source file, it is made public exactly as if used in a PUBLIC directive. If not, it is declared as an external symbol of type *type*, as if the EXTRN directive had been used. *name* can be followed by an optional array count multiplier, *count1*, which defaults to 1. *type* must match the type of the symbol in the module where it is defined and must be one of the following: NEAR, FAR, PROC, BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, ABS, or a structure name. *count2* specifies how many items this symbol defines (1 is the default).

GROUP

Ideal, MASM

GROUP groupname segmentname [,segmentname]... groupname GROUP segmentname [,segmentname]...

PART 3, Directives

Associates *groupname* with one or more segments, so that all labels and variables defined in those segments have their offsets computed relative to the beginning of group *groupname*. *segmentname* can be either a segment name defined previously with **SEGMENT** or an expression starting with **SEG**. In MASM mode, you must use a group override whenever you access a symbol in a segment that is part of a group. In Ideal mode, Turbo Assembler automatically generates group overrides for such symbols.

•	Ľ	
-	٦.	
~	J.	
	J	
	Ţ,	
_		
~	۰,	
-	1	
Ċ	j	
_	5	
-	J	
	,	
•	1	
Ĵ	シンシン	
~	2	
	÷,	
~	ĺ	
·)	
-		
2)	
	ţ,	
.	۱ _	
)	
-	~	
Ĵ	J	
-		
~	÷	
	7	
-	-	
_	J	
~	j	
~	Ĩ.	
)	
-		
~	j J	
^	٠,	
-	1	
-		
~	٠,	
·	*	
	Ĵ	
-	ر ر	
	Ĵ)	
-	-	
	ل	
~	2	
Ĺ	j	
~		
<u> </u>	J	
~	٠,	
-		
2	j	
~	۰,	
-	1	
Ĵ	Ć	
-		
.	Ĵ	
•	J	
~	-'	
Ĉ	Ĵ	
-		
_	Ż	

MASM

Ideal, MASM

MASM

Ideal, MASM

IDEAL

Ideal, MASM

Ideal, MASM

 $\overline{}$

Ç

C

í.

Ċ

ſ

· ····

Ć

í

r

Enters Ideal assembly mode. Ideal mode will stay in effect until it is overridden by a MASM or QUIRKS directive.

10		
16		

IF

IF expression truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional **ELSE** directive, provided that *expression* is true (nonzero).

IF1	Ideal, MASM
IF1	
IF1	
truestatements	
IEI CE	

[ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional **ELSE** directive, provided that the current assembly pass is pass one.

IF2 IF2 truestatements [ELSE falsestatements] ENDIF Initiates a conditional block, causing the assembly of truestat the optional ELSE directive, provided that multiple-pass mo	
Truestatements [ELSE falsestatements] ENDIF Initiates a conditional block, causing the assembly of truestat the optional ELSE directive, provided that multiple-pass mo	
the optional ELSE directive, provided that multiple-pass mo	
by the / m command-line option) is enabled and the current a is pass two.	de (controlled
IFB	ideal, MASM
IFB	

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

IFB argument truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional **ELSE** directive, provided that *argument* is blank (empty).

IFDEF

- 2

42

0)

ار_

 $\overline{}$

Ĵ

زل

22

2

0000

IFDEF

IFDEF symbol truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional **ELSE** directive, provided that *symbol* is defined.

IFDIF

IFDIF

IFDIF argument1,argument2 truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional **ELSE** directive, provided that the arguments are different. The comparison is case sensitive.

IFDIFI

IFDIFI

IFDIFI argument1,argument2 truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional **ELSE** directive, provided that the arguments are different. The comparison is not case sensitive.

IFE IFE IFE expression truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that *expression* is false.

IFIDN	ldeal, MASM
IFIDN	
IFIDN argument1,argument2 truestatements [ELSE falsestatements] ENDIF	
Initiates a conditional block, causing the assembly of <i>truesta</i> the optional ELSE directive, provided that the arguments as The comparison is case sensitive.	
IFIDNI	Ideal, MASM

IFIDNI

IFIDNI argument1, argument2 truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that the arguments are identical. The comparison is not case sensitive.

IFNB	ldeal, MASM
IFNB	
IFNB argument truestatements ELSE falsestatements] ENDIF	
Initiates a conditional block, causing the	that <i>argument</i> is nonblank.
Initiates a conditional block, causing the optional ELSE directive, provided	
Initiates a conditional block, causing the optional ELSE directive, provided	that <i>argument</i> is nonblank.
Initiates a conditional block, causing the optional ELSE directive, provided	that <i>argument</i> is nonblank.

$\sum_{i=1}^{n}$. - í. í Ċ *...*

ſ,

ſ

 $\langle \cdot \rangle$

Ć

PART 3, Directives

IFNDEF symbol truestatements [ELSE falsestatements] ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional **ELSE** directive, provided that *symbol* is not defined.

%INCL

CÓ

Ċ

00000000000000

Ideal, MASM

MASM, Ideal

MASM, Ideal

Enables listing of include files. This is the default **INCLUDE** file listing mode.

INCLUDE

INCLUDE filename or INCLUDE "filename"

Includes source code from file *filename* at the current position in the module being assembled. If no extension is specified, .ASM is assumed.

INCLUDELIB

INCLUDELIB filename or INCLUDELIB "filename"

Causes the linker to include library *filename* at link time. If no extension is specified, .LIB is assumed.

INSTR

Ideal, MASM51

Ideal, MASM

name INSTR [*start*,]*string1*,*string2*

name is assigned the position of the first instance of *string2* in *string1*. Searching begins at position *start* (position one if *start* not specified). If *string2* does not appear anywhere within *string1*, *name* is set to zero.

IRP

IRP parameter,arg1[,arg2]... statements ENDM

Repeats a block of statements with string substitution. *statements* are assembled once for each argument present. The arguments may be any text, such as symbols, strings, numbers, and so on. Each time the block is assembled, the next argument in the list is substituted for any instance of *parameter* in the *statements*.

IRPC

Ideal, MASM

IRPC parameter,string statements ENDM

Repeats a block of statements with character substitution. *statements* are assembled once for each character in *string*. Each time the block is as-

JUMPS

sembled, the next character in the string is substituted for any instances of *parameter* in *statements*.

JUMPS

Ideal, MASM

MASM, Ideal

C

~

Causes Turbo Assembler to look at the destination address of a conditional jump instruction, and if it is too far away to reach with the short displacement that these instructions use, it generates a conditional jump of the opposite sense around an ordinary jump instruction to the desired target address. This directive has the same effect as using the /JJUMPS command-line option.

LABEL

name LABEL type LABEL name type

Defines a symbol *name* to be of type *type*. *name* must not have been defined previously in the source file. *type* must be one of the following: NEAR, FAR, PROC, BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, or a structure name.

LALL	MASM
Enables listing of macro expansions.	
LFCOND	MASM
Shows all statements in conditional blo	cks in the listing.
%LINUM	Ideal, MASM
%LINUM size	
Sets the width of the line-number field default is four columns.	in listing file to <i>size</i> columns. The
%LIST	ideai, MASM
LIST	MASM
Shows source lines in the listing. This is	s the default listing mode.
LOCAL	Ideal, MASM
In macros: LOCAL symbol [,symbol]	
In procedures: LOCAL element [,element] [=symb	ol]
Defines local variables for macros and j tion, LOCAL defines temporary symbo	
34	PART 3, Directives

unique symbol names each time the macro is expanded. LOCAL must appear before any other statements in the macro definition.

Within a procedure, LOCAL defines names that access stack locations as negative offsets relative to the BP register. If you end the argument list with an equal sign (=) and a symbol, that symbol will be equated to the total size of the local symbol block in bytes. Each element has the following syntax (boldface brackets are literal):

symname [[count1]] [:[debug_size] [:type] [:count2]]

type is the data type of the argument. It can be one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, NEAR, FAR, PROC, or a structure name. If you don't specify a type, WORD size is assumed.

count2 specifies how many items of type the symbol defines. The default for *count2* is 1 if it is not specified.

count1 is an array element size multiplier. The total space allocated for the symbol is *count2* times the length specified by the *type* field times *count1*. The default for *count* is 1 if it is not specified.

The optional *debug_size* has this syntax:

[type] PTR

LOCALS

0

C)

U)

Ċ

Ō

0

ビビンシンシンシン

000000000

つ こ)

0000000000000

LOCALS [prefix]

Enables local symbols, whose names will begin with two at-signs (@@) or the two-character *prefix* if it is specified. Local symbols are automatically enabled in Ideal mode.

MACRO

MACRO name [parameter [,parameter]...] name MACRO [parameter [,parameter]...]

Defines a macro to be expanded later when name is encountered. parameter is a placeholder that you use in the the body of the macro definition wherever you want to substitute one of the actual arguments the macro is called with.

%MACS

Enables listing of macro expansions.

MASM

Enters MASM assembly mode. This is the default assembly mode for Turbo Assembler.

MASM51

Enables assembly of some MASM 5.1 enhancements.

Ideal, MASM

ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

35

MODEL

MODEL	Ideal, MASM
MODEL	MASM

MODEL [model modifier] memorymodel [module name] [,[language modifier] language] [,model modifier] .MODEL [model modifier] memorymodel [module name] [,[language modifier] language] [,model modifier]

Sets the memory model for simplified segmentation directives. model modi*fier* can come before *memorymodel* or at the end of the statement and must be either NEARSTACK or FARSTACK if present. memorymodel is TINY, SMALL, MEDIUM, COMPACT, LARGE, HUGE or TCHUGE. module name is used in the large models to declare the name of the code segment. language modifier is WINDOWS, ODDNEAR, ODDFAR, or NOR-MAL and specifies generation of MSWindows procedure entry and exit code. language specifies which language you will be calling from to access the procedures in this module: C, PASCAL, BASIC, FORTRAN, PRO-LOG, or NOLANGUAGE. Turbo Assembler automatically generates the appropriate procedure entry and exit code when you use the **PROC** and ENDP directives. language also tells Turbo Assembler which naming conventions to use for public and external symbols, and in what order procedure arguments were pushed onto the stack by the calling module. Also, the appropriate form of the **RET** instruction is generated to remove the arguments from the stack before returning if required.

MULTERRS

NAME

Allows multiple errors to be reported on a single source line.

Sets the object file's module name. This directive has no effect in MASM mode; it only works in Ideal mode.

%NEWPAGE

Starts a new page in the listing file.

%NOCONDS

Disables the placement of statements in conditional blocks in the listing file.

%NOCREF

36

%NOCREF [symbol, ...]

Disables cross-reference listing (CREF) information accumulation. If you supply one or more symbol names, cross-referencing is disabled only for those symbols.

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal. MASM

%NOCTLS

2

 (\cdot)

- 2

Ideal, MASM

Disables placement of listing-control directives in the listing file. This is the default listing-control mode for Turbo Assembler.

NOEMUL

Causes all subsequent numeric coprocessor instructions to be generated as real instructions, instead of emulated instructions. When your program is executed, you must have an 80x87 coprocessor installed or these instructions will not work properly. This is the default floating-point assembly mode for Turbo Assembler.

%NOINCL

Disables listing of source lines from INCLUDE files.

NOJUMPS

Disables stretching of conditional jumps enabled with **JUMPS**. This is the default mode for Turbo Assembler.

%NOLIST

Disables output to the listing file.

NOLOCALS

Disables local symbols enabled with **LOCALS**. This is the default for Turbo Assembler's MASM mode.

%NOMACS

Lists only macro expansions that generate code. This is the default macro listing mode for Turbo Assembler.

NOMASM51

Disables assembly of certain MASM 5.1 enhancements enabled with MASM51. This is the default mode for Turbo Assembler.

NOMULTERRS

Allows only a single error to be reported on a source line. This is the default error-reporting mode for Turbo Assembler.

NOSMART

Disables code optimizations that generate different code than MASM.

%NOSYMS

Disables placement of the symbol table in the listing file.

Ideal, MASM lt for

Ideal, MASM

Ideal, MASM

ldeal, MASM



Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

%NOTRUNC

Prevents truncation of fields whose contents are longer than the corresponding field widths in the listing file. 60 points

NOWARN

Ideal, MASM

Ideal, MASM

NOWARN [warnclass]

Disables warning messages with warning identifier *warnclass*, or all warning messages if *warnclass* is not specified.

ORG

ldeal, MASM

MASM

ORG expression

Sets the location counter in the current segment to the address specified by *expression*.

%OUT

%OUT text

Displays text on screen.

P186 Ideal, MASM

Enables assembly of 80186 processor instructions.

P286

ideai, MASM

Enables assembly of all 80286 (including protected mode) processor instructions and 80287 numeric coprocessor instructions.

P286N

ldeal, MASM

Enables assembly of non-privileged (real mode) 80286 processor instructions and 80287 numeric coprocessor instructions.

P286P

Ideal, MASM

Enables assembly of all 80286 (including protected mode) processor instructions and 80287 numeric coprocessor instructions.

P287

Ideal, MASM

Enables assembly of 80287 numeric coprocessor instructions.

P386

Ideal, MASM

Enables assembly of all 386 (including protected mode) processor instructions and 387 numeric coprocessor instructions.

Ideal, MASM

P386N

Enables assembly of non-privileged (real mode) 386 processor instructions and 387 numeric coprocessor instructions.

P386P

Enables assembly of all 386 (including protected mode) processor instructions and 387 numeric coprocessor instructions.

P387

Enables assembly of 387 numeric coprocessor instructions.

P486

Enables assembly of all i486 (including protected mode) processor instructions.

P486N

Enables assembly of non-privileged (real mode) i486 processor instructions.

P8086

00000

0000000

(__)

()

0000000000000

Enables assembly of 8086 processor instructions only. This is the default processor instruction mode for Turbo Assembler.

P8087

Enables assembly of 8087 numeric coprocessor instructions only. This is the default coprocessor instruction mode for Turbo Assembler. PAGE, MASM

%PAGESIZE

PAGE [rows] [,cols] %PAGESIZE [rows] [,cols]

Sets the listing page height and width, starts new pages. rows specifies the number of lines that will appear on each listing page (10..255). cols specifies the number of columns wide the page will be (59..255). Omitting rows or cols leaves the current setting unchanged. If you follow PAGE with a plus sign (+), a new page starts, the section number is incremented, and the page number restarts at 1. PAGE with no arguments forces the listing to resume on a new page, with no change in section number.

%PCNT

%PCNT width

PART 3, Directives

Sets segment: offset field width in listing file to *width* columns. The default is 4 for 16-bit segments and 8 for 32-bit segments.

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

Ideal, MASM

PNO87

Ideal, MASM

Prevents the assembling of numeric coprocessor instructions (real or emulated).

%POPLCTL

Ideal, MASM

Resets the listing controls to the way they were when the last **%PUSHLCTL** directive was issued.

PROC

Ideal, MASM

PROC [language modifier] [language] name [distance] [USES items,] [argument [.argument]...] [RETURNS argument [.argument]...] name PROC [language modifier] [language] [distance] [USES items,] [argument [.argument]...] [RETURNS argument [.argument]...]

Defines the start of procedure *name. language modifier* is either WINDOWS or NOWINDOWS, to specify generation of MSWindows entry/exit code. *language* specifies which language you will be calling from to access this procedure: C, PASCAL, BASIC, FORTRAN, NOLANGUAGE, or PRO-LOG. This determines symbol naming conventions, the order of any arguments on the stack, and whether the arguments will be left on the stack when the procedure returns. *distance* is NEAR or FAR and determines the type of **RET** instruction that will be assembled at the end of the procedure. *items* is a list of registers and/or single-token data items to be pushed on entry and popped on exit from the procedure. *argument* describes an argument the procedure is called with. Each *argument* has the following syntax:

argname[[count1]] [[:distance] [PTR] type] [:count2]

argname is the name you'll use to refer to this argument throughout the procedure. distance is NEAR or FAR to indicate that the argument is a pointer of the indicated size. type is the data type of the argument and can be BYTE, WORD, DWORD, FWORD, PWORD, QWORD, TBYTE, or a structure name. WORD is assumed if none is specified. count1 and count2 are the number of elements of type. PTR tells Turbo Assembler to emit debug information to let Turbo Debugger know that the argument is a pointer to a data item. Using PTR without distance causes the pointer size to be based on the current memory model and segment address size. RE-TURNS introduces one or more arguments that won't be popped from the stack when the procedure returns.

PUBLIC

Ideal, MASM

PUBLIC [language] symbol [,[language] symbol]...

Declares *symbol* to be accessible from other modules. If *language* is specified (C, PASCAL, BASIC, FORTRAN, ASSEMBLER, or PROLOG), *symbol* is made public after having the naming conventions of the specified language applied to it.

Ideal, MASM

PUBLICDLL

PUBLICDLL [language] symbol [,[language] symbol]...

Declares symbols to be accessible as dynamic link entry points from other modules. symbol (a PROC or program label, data variable name, or numeric constant defined with EQU) becomes accessible to other programs under OS/2. If language is specified (C, PASCAL, BASIC, FORTRAN, **PROLOG**, or **NOLANGUAGE**), *symbol* is made public after having the naming conventions of the specified language applied to it.

PURGE

PURGE macroname [,macroname]...

Removes macro definition macroname.

%PUSHLCTL

Ideal, MASM

Ideal, MASM

Saves current listing controls on a 16-level stack.

QUIRKS

Allows you to assemble a source file that makes use of one of the true MASM bugs.

.RADIX

RADIX

.RADIX radix RADIX radix

Sets the default radix for integer constants in expressions to 2, 8, 10, or 16.

RECORD

name RECORD field [,field]... RECORD name field [,field]...

Defines record *name* that contains bit fields. Each *field* describes a group of bits in the record and has the following format (boldface items are literal):

fieldname:width[=expression]

fieldname is the name of a field in the record. width (1..16) specifies the number of bits in the field. If the total number of bits in all fields is 8 or less, the record will occupy 1 byte; 9..16 bits will occupy 2 bytes; otherwise, it will occupy 4 bytes. *expression* provides a default value for the field.

ر____ _) _) Ċ

41

MASM, Ideal

Ideal, MASM

MASM

Ideal, MASM

REPT

REPT expression statements ENDM

Repeats a block of statements expression times.

RETCODE

Ideal, MASM

Ideal, MASM

Generates either a near return (2-byte displacement) or a far return (4-byte displacement) depending on the size of the memory model declared in the .MODULE directive. A tiny, small, or compact memory model results in a near return, while a medium, large, or huge memory model results in a far return. See the RET processor instruction in Chapter 4 for more information.

RETF

Ideal, MASM

Generates a far return (4-byte displacement) from a procedure. See the RET processor instruction in Chapter 4 for more information.

RETN						ic	deal, MASM
Generates a nea	ar return (2-1	ovte displa	acement)	from	a proced	lure. 9	See the

RET processor instruction in Chapter 4 for more information.

SALL

Suppresses the listing of all statements in macro expansions.

SEGMENT

MASM, Ideal

MASM

SEGMENT name [align] [combine] [use] ['class'] name SEGMENT [align] [combine] [use] ['class']

Defines segment *name* with full attribute control. If you have already defined a segment with the same name, this segment is treated as a continuation of the previous one. *align* specifies the type of memory boundary where the segment must start: **BYTE**, **WORD**, **DWORD**, **PARA** (default), or PAGE. *combine* specifies how segments from different modules but with the same name will be combined at link time: AT *expression* (locates segment at absolute paragraph address *expression*), **COMMON** (locates this segment and all other segments with the same name at the same address), MEMORY (concatenates all segments with the same name to form a single contiguous segment), **PRIVATE** (does not combine this segment with any other segments; this is the default used if none specified), PUB-LIC (same as MEMORY above), STACK (concatenates all segments with the same name to form a single contiguous segment, then initializes SS to the beginning of the segment and SP to the length of the segment) or VIR-TUAL (defines a special kind of segment that will be treated as a common area and attached to another segment at link time). use specifies the default word size for the segment if 386 code generation is enabled, and can be either **USE16** or **USE32**. *class* controls the ordering of segments at link

MASM

MASM

0 _) ز_ C) 0 \mathbb{C} つ つ つ 5 5 5 2) رت زن C) 3

time: segments with the same class name are loaded into memory together, regardless of the order in which they appear in the source file.

.SEQ

...)

Sets sequential segment-ordering. This is the default ordering mode for Turbo Assembler. **.SEQ** has the same function as the /s command-line option.

.SFCOND

Prevents statements in false conditional blocks from appearing in the listing file.

SIZESTR

Ideal, MASM51

Ideal, MASM

MASM

name SIZESTR string

Assigns the number of characters in *string* to *name*. A null string has a length of zero.

SMART

Enables all code optimizations.

.STACK

Ideal, MASM

MASM, Ideal

STACK

.STACK [size] STACK [size]

Defines the start of the stack segment, allocating *size* bytes. 1024 bytes are allocated if *size* is not specified.

STRUC

name STRUC fields [name] ENDS STRUC name fields ENDS [name]

Defines a structure called *name* containing *fields*. Each field uses the normal data allocation directives (**DB**, **DW**, and so on) to define its size. *fields* may be named or remain nameless. Field names must be unique when using MASM mode but don't need to be when using Ideal mode.

SUBSTR Ideal, MASM51 name SUBSTR string, position[,size] Defines a new string *name* consisting of characters from *string* starting at position, with a length of size. All the remaining characters in string, starting from position, are assigned to name if size is not specified. SUBTTL MASM %SUBTTL Ideal, MASM SUBTTL text %SUBTTL "text" Sets subtitle in listing file to text. %SYMS Ideal, MASM Enables symbol table placement in listing file. This is the default symbol listing mode for Turbo Assembler. %TABSIZE Ideal, MASM %TABSIZE width Sets the number of columns between tabs in the listing file to width. The default is 8 columns. %TEXT Ideal, MASM %TEXT width Sets width of source field in listing file to *width* columns. .TFCOND MASM Toggles conditional block-listing mode. TITLE MASM %TITLE Ideal, MASM TITLE text %TITLE "text" Sets title in listing file to text. %TRUNC Ideal, MASM Truncates listing fields that are too long. UDATASEG Ideal, MASM

Defines the start of an uninitialized data segment.

 $\overline{}$ C

Ideal, MASM

Ideal, MASM

Ideal, MASM

MASM

MASM

MASM

Ideal, MASM (disabled by QUIRKS)

UFARDATA

Defines the start of an uninitialized far data segment.

UNION

-

Ĉ

ر_

2.)

. .

 \mathbb{C}

UNION name fields ENDS [name] name UNION fields [name] ENDS

Defines a union called *name*. A union is just like a **STRUC** except that all its members have an offset of zero from the start of the union. This results in a set of fields that are overlayed, allowing you to refer to the memory area defined by the union with different names and different data sizes. The length of a union is the length of its largest member, not the sum of the lengths of its members as in a **STRUC**. *fields* define the fields that comprise the union. Each field uses the normal data allocation directives (**DB**, **DW**, and so on) to define its size.

USES

USES item [,item]...

Indicates which registers or single-token data items you want to have pushed at the beginning of the enclosing procedure and which ones you want popped just before the procedure returns. You must use this directive before the first instruction that actually generates code in your procedure.

WARN

WARN [warnclass]

Enables the type of warning message specified with *warnclass*, or all warnings if *warnclass* is not specified. *warnclass* may be one of: ALN, ASS, BRK, ICG, LCO, OPI, OPP, OPS, OVF, PDC, PRO, PQK, RES, or TPI.

.XALL

Causes only macro expansions that generate code or data to be listed.


.XCREF

Disables cross-reference listing (CREF) information accumulation.

.XLIST

Disables subsequent output to listing file.

. 1 ~ .



This part presents instructions for the x86 in alphabetical order. For each instruction, the forms are given for each operand combination, including object code produced, operands required, execution time, and a description. For each instruction, there is an operational description and a summary of exceptions generated.

Operand-size and address-size attributes

When executing an instruction, the x86 can address memory using either 16- or 32-bit addresses. Consequently, each instruction that uses memory addresses has associated with it an address-size attribute of either 16 or 32 bits. Sixteen-bit addresses imply both the use of a 16-bit displacement in the instruction and the generation of a 16-bit address offset (segment relative address) as the result of the effective address calculation. Thirty-twobit addresses imply the use of a 32-bit displacement and the generation of a 32-bit address offset. Similarly, an instruction that accesses words (16 bits) or doublewords (32 bits) has an operand-size attribute of either 16 or 32 bits.

The attributes are determined by a combination of defaults, instruction prefixes, and (for programs executing in protected mode) size-specification bits in segment descriptors.

Default segment attribute

For programs executed in protected mode, the D-bit in executable-segment descriptors determines the default attribute for both address size and operand size. These default attributes apply to the execution of all instructions in the segment. A value of zero in the D-bit sets the default address size and operand size to 16 bits; a value of one, to 32 bits.

Programs that execute in real mode or virtual-8086 mode have 16-bit addresses and operands by default.

Operand-size and address-size instruction prefixes

The internal encoding of an instruction can include two byte-long prefixes: the address-size prefix, 67H, and the operand-size prefix, 66H. (A later section, "Instruction format," shows the position of the prefixes in an instruction's encoding.) These prefixes override the default segment attributes for the instruction that follows. Table 4.1 shows the effect of each possible combination of defaults and overrides.

		•						
Segment default D=	0	0	0	0	1	1	1	1
Operand-size prefix 66h	N	Ν	Y	Y	Ν	Ν	Y	Y
Address-size prefix 67h	N	Y	Ν	Y	Ν	Y	Ν	Y
Effective operand size	16	16	32	32	32	32	16	16
Effective address size	16	32	16	32	32	16	32	16

Address-size attribute for stack

Instructions that use the stack implicitly (for example, POP EAX) also have a stack address-size attribute of either 16 or 32 bits. Instructions with a stack address-size attribute of 16 use the 16-bit SP stack pointer register; instructions with a stack address-size attribute of 32 bits use the 32-bit eSP register to form the address of the top of the stack.

The stack address-size attribute is controlled by the B-bit of the data-segment descriptor in the SS register. A value of zero in the B-bit selects a stack address-size attribute of 16; a value of one selects a stack addresssize attribute of 32.

Instruction format

All instruction encodings are subsets of the general instruction format shown in Figure 4.1. Instructions consist of optional instruction prefixes, one or two primary opcode bytes, possibly an address specifier consisting of the ModR/M byte and the SIB (scale index base) byte, a displacement, if required, and an immediate data field, if required.

Smaller encoding fields can be defined within the primary opcode or opcodes. These fields define the direction of the operation, the size of the displacements, the register encoding, or sign extension; encoding fields vary depending on the class of operation.

Most instructions that can refer to a operand in memory have an ad-dressing form byte following the primary opcode byte(s). This byte, called the ModR/M byte, specifies the address form to be used. Certain encodings of the ModR/M byte indicate a second addressing byte, the SIB byte, which follows the ModR/M byte and is required to fully specify the addressing form.

() -- - - - -0

0

Figure 4.1 386 instruction format

Instruction prefix	Address- size prefix	Operand- size prefix	Segment override
0 or 1	0 or 1	0 or 1	0 or 1
	Number	of bytes	

Opcode	Modr/M	SIB	Displacement	Immediate
1 or 2	0 or 1	0 or 1	0, 1, 2, or 4	0, 1, 2, or 4
		Numbe	r of bytes	

Addressing forms can include a displacement immediately following either the ModR/M or SIB byte. If a displacement is present, it can be 8, 16, or 32 bits.

If the instruction specifies an immediate operand, the immediate operand always follows any displacement bytes. The immediate operand, if specified, is always the last field of the instruction.

- The following are the allowable instruction prefix codes:
- F3h: REP prefix (used only with string instructions)
- F3h: REPE/REPZ prefix (used only with string instructions)
- F2h: REPNE/REPNZ prefix (used only with string instructions)
- F0h: LOCK prefix

The following are the segment override prefixes:

- 2Eh: CS segment override prefix
- 36h: SS segment override prefix
- 3Eh: DS segment override prefix
- 26h: ES segment override prefix
- 64h: FS segment override prefix (386 only)
- 65h: GS segment override prefix (386 only)
- 66h: Operand-size override
- 67h: Address-size operand

ModR/M and SIB bytes


The ModR/M and SIB bytes follow the opcode byte(s) in many of the x86 instructions. They contain the following information: the indexing type or register number to be used in the instruction; the register to be used, or more information to select the instruction; and the base, index, and scale information.

- The ModR/M byte contains three fields of information:
- The **mod** field, which occupies the two most significant bits of the byte, combines with the *r/m* field to form 32 possible values: 8 registers and 24 indexing modes.
- The reg field, which occupies the next three bits following the mod field, specifies either a register number or three more bits of opcode information. The meaning of the reg field is determined by the first (opcode) byte of the instruction.
- The r/m field, which occupies the three least-significant bits of the byte, can specify a register as the location of an operand, or can form part of the addressing-mode encoding in combination with the **mod** field as described earlier.
- The based indexed and scaled indexed forms of 32-bit addressing require the SIB byte. The presence of the SIB byte is indicated by certain encodings of the ModR/M byte. The SIB byte then includes the following fields:
- The ss field, which occupies the 2 most-significant bits of the byte, specifies the scale factor.
- The **index** field, which occupies the next 3 bits following the **ss** field specifies the register number of the index register.
- The base field, which occupies the 3 least-significant bits of the byte, specifies the register number of the base register.

Figure 4.2 shows the format of the ModR/M and SIB bytes.

20 -) Ċ ĊJ ĊĴ 20 ر__ 2) つつつつつつ

し し



 $\left(\right)$

Ċ

C

ſ.

() {|

1

1

.

~

í

The values and corresponding addressing forms of the ModR/M and SIB bytes are shown in Tables 4.2, 4.3, and 4.4.

r8(/r) r16(/r) r32(/r) /digit (opcode) REG = Effective address	AX EAX 0 000	CX ECX	DX						
/digit (opcode) REG =	0	ECX		BX	SP	BP	SI	DI	
REG =		4	EDX	EBX	ESP	EBP	ESI	EDI 7	
		1 001	2 010	3 011	4 100	5 101	6 110 ⁻	7 111	
	Mod			R/M v					
[BX + SI] [BX + DI]		000 001	00 01	08 09	10 11	18 19	20 21	28 29	30 31
[BP + SI]		010	02	0A	12	1A	22	2A	32
[BP + DI]	00	011	03	0B	13	1B	23	2B	33
[SI]		100	04	0C	14	1C	24	2C	34
[DI]		101	05	0D	15	1D	25	2D	35
disp16		110	06	0E	16	1E .	26	2E	36
[BX] [BX - CII - dian9		111	07	0F	17	1F	27	2F	37
[BX + SI] + disp8 [BX + DI] + disp8		000 001	40 41	48 49	50 51	58 59	60 61	68 69	70 71
[BX + DI] + disp8 [BP + SI] + disp8		010	41	49 4A	52	59 5A	62	69 6A	72
[BP + DI] + disp8	01	011	42	4B	52 53	5B	63	6B	73
[SI] + disp8	0.	100	44	4C	54	5C	64	6C	74
[DI] + disp8		101	45	4D	55	5D	65	6D	75
BP] + disp8		110	46	4E	56	5E	66	6E	76
[BX] + disp8		111	47	4F	57	5F	67	6F	77
[BX + SI] + disp16		000	80	88	90	98	A0	A8	B0
[BX + DI] + disp16		001	81	89	91	99	A1	A9	B1
[BP + SI] + disp16	10	010	82	8A	92 02	9A op	A2		B2
[BP + DI] + disp16 [SI] + disp16	10	011 100	83 84	8B 8C	93 94	9B 9C	A3 A4	AB AC	B3 B4
[DI] + disp16		101	85	8D	95	9D	A5	AD	B5
[BP] + disp16		110	86	8E	96	9E	A6	AE	B6
[BX] + disp16		111	87	8F	97	9F	A7	AF	B7
EAX/AX/AL (386)		000	CO	C8	D0	D8	E0	E8	F0
ECX/CX/CL (386)		001	C1	C9	D1	D9	E1	E9	F1
EDX/DX/DL (386)		010	C2	CA	D2	DA	E2	EA	F2
EBX/BX/BL (386)	11	011	C3	CB	D3	DB	E3	EB	F3
ESP/SP/AH (386) EBP/BP/CH (386)		100 101	C4 C5	CC CD	D4 D5	DC DD	E4 E5	EC ED	F4 F5
ESI/SI/DH (386)		110	C5 C6	CE	D5 D6	DE	E9 E6	EE	F5 F6
EDI/DI/BH (386)		111	C7	CF	D7	DF	E7	EF	F7
disp8 denotes an 8-bit displace denotes a 16-bit displacement for the effective addresses con	following	the ModF	R/M byte,	to be ad	ded to th	ne index			

	Table 4.3 only)	32-bit	addre	ssing	forms	with I	ModR	R/M by	yte (3	86
r8(/r)	AL	CL	DL	BL	AH	СН	DH	BH		
r16(/r)	AX	ĊX	DX	BX	SP	BP	SI	DI		
r32(/r)	EAX	ECX	EDX	EBX	ESP	EBP	ESI	EDI		
/digit(opcode)	0	1	2	3	4	5	6	7		
REG =	000	001	010	011	100	101	110	111		
Effective addre	ss Mod	IR/M	Mod	R/M v	alues	in he	xade	cimal		
[EAX]		000	00	08	10	18	20	28	30	38
[ECX]		001	01	09	11	19	21	29	31	39
[EDX]		010	02	0A	12	1Ă	22	2A	32	3A
[EBX]	00	011	03	0B	13	1B	23	2B	33	3B
[][]	00	100	04	00	14	10	24	2C	34	3C
disp32		101	05	0D	15	1D	25	2D	35	3D
(ESI)		110	06	0E	16	1E	26	2E	36	3E
[EDI]		111	07	0F	17	1F	27	2F	37	3F
disp8[EAX]		000	40	48	50	58	60	68	70	78
disp8[ECX]		001	41	49	51	59	61	69	71	79
disp8[EDX]		010	42	4A	52	5A	62	6A	72	7A
disp8[EPX];	01	011	43	4B	53	5B	63	6B	73	7B
disp8[] []	01	100	44	4C	54	5C	64	6C	74	7C
disp8[EBP]		101	45	4D	55	5D	65	6D	75	7D
disp8[ESI]		110	46	4E	56	5E	66	6E	76	7E
disp8[EDI]		111	47	4F	57	5F	67	6F	77	7F
disp32[EAX]		000	80	88	90	98	A0	A8	BO	B8
disp32[ECX]		001	81	89	91	99	A1	A9	B1	B9
disp32[EDX]		010	82	8A	92	9A	A2	AA	B2	BA
disp32[EBX]	10	011	83	8B	93	9B	A3	AB	B3	BB
disp32[] []		100	84	8C	94	9C	A4	AC	B4	BC
disp32[EBP]		101	85	8D	95	9D	A5	AD	B5	BD
disp32[ES1]		110	86	8Ë	96	9E	A6	AE	B6	BE
disp32[EDI]		111	87	8F	97	9F	A7	AF	B7	BF
EAX/AX/AL		000	C0	C8	D0	D8	E0	E8	F0	F8
ECX/CX/CL		001	C1	C9	D1	D9	E1	E9	F1	F9
EDX/DX/DL		010	C2	ĊĂ	D2	DA	E2	EA	F2	FA
EBX/BX/BL	11	011	C3	CB	D3	DB	E3	EB	F3	FB
ESP/SP/AH		100	C4	ČČ	D4	DC	E4	EC	F4	FC
EBP/BP/CH		101	C5	CD	D5	DD	E5	ED	F5	FD
ESI/SI/DH		110	C6	ČĒ	D6	DE	E6	EE	F6	FE
EDI/DI/BH		111	C7	ČF	D7	DF	E7	EF	F7	FF

[--] [--] means a SIB follows the ModR/M byte. *disp8* denotes an 8-bit displacement following the SIB byte, to be sign-extended and added to the index. *disp32* denotes a 32-bit displacement following the ModR/M byte, to be added to the index.

 $\left(\begin{array}{c} \\ \\ \\ \end{array} \right)$

(

Ć

· .

. -

	Table	e 4.4 3	2-bit a	ddress	ing for	ms wi	th SIB I	oyte (386 or	nly)
r32	EAX	ECX	EDX	EBX	ESP	[*]	ESI	EDI		
Base =	0	1	2	3	4	5	6	7		
Base =	000	001	010	011	100	101	110	111		
Scaled index	SS i	ndex	Mod	R/M va	lues i	n hex	adecin	nal		
[EAX]		000	00	01	02	03	04	05	06	0
[ECX]		001	08	09	0A	0B	0C	0D	0E	0
[EDX]		010	10	11	12	13	14	15	16	1
[EBX]	00	011	18	19	1A	1B	1C	1D	1E	1
none		100	20	21	22	23	24	25	26	2
[EBP]		101	28	29	2A	2B	2C	2D	2E	2
[ESI]		110	30	31	32	33	34	35	36	3
[EDI]		111	38	39	ЗA	3B	3C	3D	3E	3
[EAX*2]		000	40	41	42	44	44	45	46	4
[ECX*2]		001	48	49	4A	4B	4C	4D	4É	4
[ECX*2]		010	50	51	52	55	54	55	56	5
[EBX*2]	01	011	58	59	5A	5B	5C	5D	5E	5
none		100	60	61	62	63	64	65	66	6
[EBP*2]		101	68	69	6A	6B	6C	6D	6E	6
[ESI*2]		110	70	71	72	73	74	75	76	7
[EDI*2]		111	78	79	7A	7B	7C	7D	7E	7
[EAX*4]		000	80	81	82	83	84	85	86	8
[ECX*4]		001	88	89	8A	8B	8C	8D	8E	8
[EDX*4]		010	90	91	92	93	94	95	96	9
[EBX*4]	10	011	98	89	9A	9B	9C	9D	9E	9
none		100	A0	A1	A2	A3	A4	A5	A6	A
[EBP*4]		101	A8	A9	AA	AB	AC	AD	AE	A
[ESI*4]		110	B0	B1	B2	B3	B4	B5	B6	B
[EDI*4]		111	B8	B9	BA	BB	BC	BD	BE	В
[EAX*8]		000	C0	C1	C2	C3	C4	C5	C6	С
[ECX*8]		001	C8	C9	CA	СВ	CC	CD	CE	С
[EDX*8]		010	D0	D1	D2	D3	D4	D5	D6	C
[EBX*8]	11	011	D8	D9	DA	DB	DC	DD	DE	C
none		100	E0	E1	E2	E3	E4	E5	E6	E
[EBP*8]		101	E8	E9	EA	EB	EC	ED	EE	E
[ESI*8]		110	F0	F1	F2	F3	F4	F5	F6	F
[EDI*8]		111	F8	F9	FA	FB	FC	FD	FE	F

,

[*] means a disp32 with no base if MOD is 00; otherwise, [ESP]. This provides the following addressing modes:

disp32[index]	(MOD=00)
disp8[EBP][index]	(MOD=01)
disp32[EBP][index]	(MOD=10)

じ () ()

1000000

, ,

Here's a sample	e of th	e for	mat	of thi	is cha	apter	:			
nstruction name	What the instruction name means What processor the instruction works on									
	O D I T S Z A P C									
	Fla	g in	form	atic	on go	es h	ere			
Opcode Instruction					Clocks	6				
386 286 86										

(*****--

Ċ

, ^ ^

Flags

Each entry in this section includes information on which flags in the x86's flag register are changed and how. Each flag has a one-letter tag for its name.

O = Overflow flag	$\mathbf{Z} = $ Zero flag
\mathbf{D} = Direction flag	A = Auxiliary flag
I = Interrupt flag	P = Parity flag
T = Trap flag	C = Carry flag
S = Sign flag	

The following symbols indicate how the flag register has changed:

? = Undefined after the operation
* = Changed to reflect the results of the instruction
0 = Always cleared
1 = Always set

ć

Opcode

The "Opcode" column gives the complete object code produced for each form of the instruction. When possible, the codes are given as hexadecimal bytes, in the same order in which they appear in memory. Definitions of entries other than hexadecimal bytes are as follows:

/digit

(digit is between 0 and 7.) Indicates that the ModR/M byte of the instruction uses only the r/m (register or memory) operand. The reg field contains the digit that provides an extension to the instruction's opcode.

/r

Indicates that the ModR/M byte of the instruction contains both a register operand and an r/m operand.

cb, cw, cd, cp

A 1-byte (cb), 2-byte (cw), 4-byte (cd), or 6-byte (cp) value following the opcode that is used to specify a code offset and possibly a new value for the code segment register.

ib, iw, id

A 1-byte (ib), 2-byte (iw), or 4-byte (id) immediate operand to the instruction that follows the opcode, ModR/M bytes, or scale-indexing bytes. The opcode determines if the operand is a signed value. All words and doublewords are given with the low-order byte first.

+rb, +rw, +rd

A register code, from 0 through 7, added to the hexadecimal byte given at the left of the plus sign to form a single opcode byte. The codes are

rb	rw	rd (386)
AL = 0CL = 1DL = 2BL = 3AH = 4AH = 4CH = 5DH = 6BH = 7	AX = 0 $CX = 1$ $DX = 2$ $BX = 3$ $SP = 4$ $SP = 4$ $BP = 5$ $SI = 6$ $DI = 7$	EAX = 0 $ECX = 1$ $EDX = 2$ $EBX = 3$ $ESP = 4$ $ESP = 4$ $EBP = 5$ $ESI = 6$ $EDI = 7$

Instruction

The "Instruction" column gives the syntax of the instruction statement as it would appear in a TASM 386 program. The following is a list of the symbols used to represent operands in the instruction statements:

rel8

A relative address in the range from 128 bytes before the end of the instruction to 127 bytes after the end of the instruction.

rel16, rel32

A relative address within the same code segment as the instruction assembled. **rel16** applies to instructions with an operand-size attribute of 16 bits; **rel32** applies to instructions with an operand-size attribute of 32 bits (386 only).

ptr16:16, ptr16:32

A far pointer, typically in a code segment different from that of the instruction. The notation **16:16** indicates that the value of the pointer has two parts. The value to the right of the colon is a 16-bit selector or value destined for the code segment register. The value to the left corresponds to the offset within the destination segment. **ptr16:16** is used when the instruction's operand-size attribute is 16 bits; **ptr16:32** is used with the 32-bit attribute (386 only).

r8

One of the byte registers AL, CL, DL, BL, AH, CH, DH, or BH.

r16

One of the word registers AX, CX, DX, BX, SP, BP, SI, or DI.

r32 (386)

One of the doubleword registers EAX, ECX, EDX, EBX, ESP, EBP, ESI, or EDI.

imm8

An immediate byte value. **imm8** is a signed number between -128 and +127 inclusive. For instructions in which **imm8** is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword. The upper byte of the word is filled with the topmost bit of the immediate value.

imm16

An immediate word value used for instructions whose operand-size attribute is 16 bits. This is a number between -32,768 and +32,767 inclusive.

imm32 (386)

An immediate doubleword value used for instructions whose operandsize attribute is 32 bits. It allows the use of a number between +2,147,483,647 and -2,147,483,648.

r/m8

A 1-byte operand that is either the contents of a byte register (AL, BL, CL, DL, AH, BH, CH, DH), or a byte from memory.

r/m16

A word register or memory operand used for instructions whose operand-

size attribute is 16 bits. The word registers are AX, BX, CX, DX, SP, BP, SI, DI. The contents of memory are found at the address provided by the effective address computation.

r/m32

_) _)

1) ()

Ċ

し) こ)

5)

رے۔ مرتب

A doubleword register or memory operand used for instructions whose operand-size attribute is 32 bits. The doubleword registers are EAX, EBX, ECX, EDX, ESP, EBP, ESI, EDI. The contents of memory are found at the address provided by the effective address computation.

m8

A memory byte addressed by DS:SI or ES:DI (used only by string instructions on the 386).

m16

A memory word addressed by DS:SI or ES:DI (used only by string instructions).

m32

A memory doubleword addressed by DS:SI or ES:DI (used only by string instructions).

m16:16, m16:32 (386)

A memory operand containing a far pointer composed of two numbers. The number to the left of the colon corresponds to the pointer's segment selector. The number to the right corresponds to its offset.

m16 & 32, m16 & 16 (186/286/386), m32 & 32 (386)

A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the ampersand. All memory addressing modes are allowed. **m16 & 16** and **m32 & 32** operands are used by the BOUND instruction to provide an operand containing an upper and lower bounds for array indices. **m16 & 32** is used by LIDT and LGDT to provide a word with which to load the limit field, and a doubleword with which to load the base field of the corresponding Global and Interrupt Descriptor Table Registers.

moffs8, moffs16, moffs32 (memory offset; 386 only)

A simple memory variable of type **BYTE**, **WORD**, or **DWORD** (386) used by some variants of the MOV instruction. The actual address is given by a simple offset relative to the segment base. No ModR/M byte is used in the instruction. The number shown with **moffs** indicates its size, which is determined by the address-size attribute of the instruction.

Sreg

A segment register. The segment register bit assignments are ES = 0, CS = 1, SS = 2, DS = 3, FS = 4 (386), and GS = 5 (386).

Clocks

The "Clocks" column gives the number of clock cycles the instruction takes to execute. The clock count calculations make the following assumptions:

- The instruction has been prefetched and decoded and is ready for execution.
- Bus cycles do not require wait states.
- There are no local bus HOLD requests delaying processor access to the bus.
- No exceptions are detected during instruction execution.
- Memory operands are aligned.

Clock counts for instructions that have an r/m (register or memory) operand are separated by a slash. The count to the left is used for a register operand; the count to the right is used for a memory operand.

The following symbols are used in the clock count specifications:

- **n**, which represents a number of repetitions.
- m, which represents the number of components in the next instruction executed, where the entire displacement (if any) counts as one component, the entire immediate data (if any) counts as one component, and every other byte of the instruction and prefix(es) each counts as one component.
- **pm=**, a clock count that applies when the instruction executes in protected mode. **pm=** is not given when the clock counts are the same for protected and real address modes.

When an exception occurs during the execution of an instruction and the exception handler is in another task, the instruction exception time is increased by the number of clocks to effect a task switch. This parameter depends on several factors:

- The type of TSS used to represent the current task (386 TSS or 286 TSS).
- The type of TSS used to represent the new task.
- Whether the current task is in V86 mode.
- Whether the new task is in V86 mode.

Note: Users should read Intel's documentation for more information about protected mode and task switching.

		AS	CII c	ıdjus	t afl	er	addi	ition			
		0	D	I	т	s	z	A	P	с	
		?				?	?	*	?	*	
Opcode	Instruction		Clock	s			Descrip	tion			
		486	386	286	86						
37	AAA	3	4	3	8		ASCII a	djust a	fter add	lition	

つっこ

رے زن ر

Execute AAA only following an ADD instruction that leaves a byte result in the AL register. The lower nibbles of the operands of the ADD instruction should be in the range 0 through 9 (BCD digits). In this case, AAA adjusts AL to contain the correct decimal digit result. If the addition produced a decimal carry, the AH register is incremented, and the carry and auxiliary carry flags are set to 1. If there was no decimal carry, the carry and auxiliary flags are set to 0 and AH is unchanged. In either case, AL is left with its top nibble set to 0. To convert AL to an ASCII result, follow the AAA instruction with OR AL, 30H.

AAD		ASCII adjust before division									
		0	D	I	т	s	z	A	P	с	
		?				*	*	?	*	?	
Opcode	Instruction		Clock	s	Description						
		<u>486</u>	386	286	86						
D5 0A	AAD	14	19	14	60	A	ASCII a	djust b	efore d	vision	

AAD is used to prepare two unpacked BCD digits (the least-significant digit in AL, the most-significant digit in AH) for a division operation that will yield an unpacked result. This is accomplished by setting AL to AL + (10 * AH), and then setting AH to 0. AX is then equal to the binary equivalent of the original unpacked two-digit number.

AAM		ASCII adjust AX after multiply									
		0	D	I	т	s	z	A	Р	с	
		?				*	*	?	*	?	
Opcode	Instruction		Clock	٢S	Description						
		<u>486</u>	386	286	<u>86</u>						
D4 0A	AAM	15	17	16	83		ASCII a	adjust /	X afte	multiply	

Execute AAM only after executing a MUL instruction between two unpacked BCD digits that leaves the result in the AX register. Because the result is less than 100, it is contained entirely in the AL register. AAM unpacks the AL result by dividing AL by 10, leaving the quotient (mostsignificant digit) in AH and the remainder (least-significant digit) in AL.

AAS		ASCII adjust AL after subtraction											
		0	D	I	т	S ?	z	А	P	с			
		?					?	*	?	*			
Opcode	Instruction		Cloc	ks			Descri	ption					
		<u>486</u>	386	286	8	<u>6</u>							
3F	AAS	3	4	3	8		ASCII	adjust	AL afte	er subtraction			

Execute AAS only after a SUB instruction that leaves the byte result in the AL register. The lower nibbles of the operands of the SUB instruction must have been in the range 0 through 9 (BCD digits). In this case, AAS adjusts AL so it contains the correct decimal digit result. If the subtraction produced a decimal carry, the AH register is decremented, and the carry and auxiliary carry flags are set to 1. If no decimal carry occurred, the carry and auxiliary carry flags are set to 0, and AH is unchanged. In either case, AL is left with its top nibble set to 0. To convert AL to an ASCII result, follow the AAS with OR AL, 30H.

ADC

Add with carry

0	D	I	т	S	Z	A	P	С
*							*	

Opcode	Instruction		Clock	s		Description
		486	386	286	86	
10 /r	ADC r/m8,r8	1/3	2/7	2/7	3/16+EA	Add with carry byte register to r/m byte
11 /r	ADC r/m16,r16	1/3	2/7	2/7	3/16+EA	Add with carry word register to r/m word
11 /r	ADC r/m32,r32	1/3	2/7			Add with CF dword register to r/m word
12 /r	ADC r8,r/m8	1/2	2/6	2/7	3/9+EA	Add with carry r/m byte to byte register
13 /r	ADC r16,r/m16	1/2	2/6	2/7	3/9+EA	Add with carry r/m word to word register
13 /r	ADC r32,r/m32	1/2	2/6			Add with CF r/m dword to dword register
14 ib	ADC AL,imm8	1	2	3	4	Add with carry immediate byte to AL
15 iw	ADC AX,imm16	1	2	3	4	Add with carry immediate word to AX
15 id	ADC EAX, imm32	1	2			Add with carry immediate dword to EAX
80 /2 ib	ADC r/m8,imm8	1/3	2/7	3/7	4/17+EA	Add with carry immediate byte to r/m byte
81 /2 iw	ADC r/m16,imm16	1/3	2/7	3/7	4/17+EA	Add with carry immediate word to r/m word
81 /2 id	ADC r/m32,imm32	1/3	2/7			Add with CF immediate dword to r/m dword
83 /2 ib	ADC r/m16,imm8	1/3	2/7	3/7	4/17+EA	Add with CF sign-extended immediate byte to r/m word
83 /2 ib	ADC r/m32,imm8	1/3	2/7			Add with CF sign-extended immediate byte into r/m dword

ADC performs an integer addition of the two operands DEST and SRC and the carry flag, CF. The result of the addition is assigned to the first operand (DEST), and the flags are set accordingly. ADC is usually executed as part of a multi-byte or multi-word addition operation. When an immediate byte value is added to a word or doubleword operand, the immedi-

C

ate value is first sign-extended to the size of the word or doubleword operand.

ADD	Ac	ld										
		D	I	т	s *	Z *	A *	P *	C *			
Opcode	Instruction		Cloc	ke				Descrip	ation			
Opcode	mandenom	100			00	96		Descrip				
04 ib	ADD AL,imm8	486	<u>386</u> 2	3	<u>86</u>	<u>86</u> 4		Add im	mediate byte to AL			
04 ib 05 iw	ADD AL, immio	1	2	3		4			mediate byte to AL			
05 id	ADD AX,IIIIIII8 ADD EAX.imm32	1	2	3		4			mediate dword to EAX			
80 /0 ib	ADD r/m8.imm8	1/3	2/7	3,	7	4/17+E/	٨	Add immediate byte to r/m by				
80 /0 ib 81 /0 iw	ADD r/m16,imm16	1/3	2/7	3/	•	4/17+E/			mediate word to r/m word			
81 /0 id	ADD r/m32,imm32		2/7	5	'		n		mediate dword to r/m dwor			
83 /0 ib	ADD r/m16.imm8	1/3	2/7	3	7	4/17+E/	4		in-extended immediate byte			
0070.0			2,,	0,	•	.,	•	to r/m				
83 /0 ib	ADD r/m32,imm8	1/3	2/7					Add sig	n-extended immediate byte			
00 /r	ADD r/m8,r8	1/3	2/7	2	7	3/16+E/	4		te register to r/m byte			
01 /r	ADD r/m16,r16	1/3	2/7	2	•	3/16+E/			ord register to r/m word			
01 /r	ADD r/m32.r32	1/3	2/7	_	-				vord register to r/m dword			
02 /r	ADD r8,r/m8	1/2	2/6	2/	7	3/9+EA			n byte to byte register			
03 /r	ADD r16,r/m16	1/2	2/6	2	7	3/9+EA			n word to word register			
03 /r	ADD r32,r/m32	1/2	2/6						n dword to dword register			

ADD performs an integer addition of the two operands (DEST and SRC). The result of the addition is assigned to the first operand (DEST), and the flags are set accordingly.

When an immediate byte is added to a word or doubleword operand, the immediate value is sign-extended to the size of the word or doubleword operand.

Logical AND

0 D I т s z Ρ С A 0 * * ? *

0

Opcode	Instruction		Clock	s		Description		
		486	386	286	86			
20 /r	AND r/m8,r8	1/3	2/7	2/7	3/16+EA	AND byte register into r/m byte		
21 /r	AND r/m16,r16	1/3	2/7	2/7	3/16+EA	AND word register into r/m word		
21 /r	AND r/m32,r32	1/3	2/7			AND dword register to r/m dword		
22 /r	AND r8,r/m8	1/2	2/6	2/7	3/9+EA	AND r/m byte to byte register		
23 /r	AND r16,r/m16	1/2	2/6	2/7	3/9+EA	AND r/m word to word register		
23 /r	AND r32,r/m32	1/2	2/6			AND r/m dword to dword register		
24 ib	AND AL,imm8	1	2	3	4	AND immediate byte to AL		
25 iw	AND AX,imm16	1	2	3	4	AND immediate word to AX		
25 id	AND EAX,imm32	1	2			AND immediate dword to EAX		

 \mathbb{O} ~-Ú

_ . ري

20 -) ~ <u>_</u>) \sub{J}

Opcode	Instruction		Clock	s		Description
		486	386	286	86	
80 /4 ib	AND r/m8,imm8	1/3	2/7	3/7	4/17+EA	AND immediate byte to r/m byte
81 /4 iw	AND r/m16,imm16	1/3	2/7	3/7	4/17+EA	AND immediate word to r/m word
81 /4 id	AND r/m32,imm32	1/3	2/7			AND immediate dword to r/m word
83 /4 ib	AND r/m16,imm8	1/3	2/7			AND sign-extended immediate byte with r/m word
83 /4 ib	AND r/m32,imm8	1/3	2/7			AND sign-extended immediate byte with r/m dword

Each bit of the result of the AND instruction is a 1 if both corresponding bits of the operands are 1; otherwise, it becomes a 0.

ARPL			•					selector otected mode only						
		0	D	I		т	S	Z *	A		P	с		
Opcode	Instruction			Clocks				Des						
63 /r	ARPL r/m16,r1		<u>486</u> 9/9	<u>386</u> pm=20	/21	<u>28</u> pr	1 <u>6</u> n=10/11	Adji	ust RF	۶L	of r/m	16 to n	ot less than RPL of r16	

The ARPL instruction has two operands. The first operand is a 16-bit memory variable or word register that contains the value of a selector. The second operand is a word register. If the RPL field ("requested privilege level" --bottom two bits) of the first operand is less than the RPL field of the second operand, the zero flag is set to 1 and the RPL field of the first operand is increased to match the second operand. Otherwise, the zero flag is set to 0 and no change is made to the first operand.

ARPL appears in operating system software, not in application programs. It is used to guarantee that a selector parameter to a subroutine does not request more privilege than the caller is allowed. The second operand of ARPL is normally a register that contains the CS selector value of the caller.

BOUND

o

Check array index against bounds 80186/286/386/486 only

DITSZAPC

Opcode	Instruction	Clock	s	Description							
		486	386	286							
62 /r	BOUND r16, 7	7	10	13	Check if r16 is within m16&16 bounds (passes test)						
62 /r	BOUND r32, 7	7	10		Check if r32 is within m32&32 bounds (passes test)						

BOUND ensures that a signed array index is within the limits specified by a block of memory consisting of an upper and a lower bound. Each

Ç

bound uses one word for an operand-size attribute of 16 bits and a doubleword for an operand-size attribute of 32 bits. The first operand (a register) must be greater than or equal to the first bound in memory (lower bound), and less than or equal to the second bound in memory (upper bound). If the register is not within bounds, an Interrupt 5 occurs; the return EIP points to the BOUND instruction.

The bounds limit data structure is usually placed just before the array itself, making the limits addressable via a constant offset from the beginning of the array.

BSF		Bit scan forward 386 and i486 only											
		0	D	I	Т	TSZAPC *							
Opcode	Instruction			cks		Descr	ption						
OF BC OF BC	BSF r16,r/m16 BSF r32,r/m32	6	<u>86</u> -42/7-43		1 <u>6</u> 1+3n 1+3n	Bit scan forward on r/m word Bit scan forward on r/m dword							

BSF scans the bits in the second word or doubleword operand starting with bit 0. The ZF flag is cleared if the bits are all 0; otherwise, the ZF flag is set and the destination register is loaded with the bit index of the first set bit.

BSR		Bit scan reverse 386 and i486 only											
		0	D	I	Т	S	Z *	A	P	с			
Opcode	Instruction		С	locks		Desc	ription						
0F BD 0F BD	BSR r16,r/m16 BSR r32,r/m32	6-	<u>86</u> -103/7- -103/7-		<u>386</u> 10+3n 10+3n		can rev can rev						

BSR scans the bits in the second word or doubleword operand from the most significant bit to the least significant bit. The ZF flag is cleared if the bits are all 0; otherwise, ZF is set and the destination register is loaded with the bit index of the first set bit found when scanning in the reverse direction.

つこう

j

BSWAP		e Swap only)								
	0	DI	т	S	z	A	P	с			-
Opcode Instruction	Clock	Descriptio	n								
0F C8/r BSWAP r32	<u>486</u> 1	Swap byte endian for		onvert li	ittle/big	endiar	i data i	n a 32-bit r	egister to	big/little	. –

BSWAP reverses the byte order of a 32-bit register, converting a value in little/big endian form to big/little endian form. When **BSWAP** is used with a 16-bit operand size, the result left in the destination register is undefined.

BT		test 5 an	d i4	86 (only					
	0	D	I	Т	S	Z	A	P	C *	
Opcode	Instruction	C	locks		Desc	ription	_			
		486	38	6						
0F A3	BT r/m16,r16	3/8	3/	12	Save	bit in c	arry fla	g		
0F A3	BT r/m32,r32	3/8	3/	12	Save	bit in c	arry fla	g		
0F BA /4 ib	BT r/m16,imm8	3/3	3/0	6	Save	bit in c	arry fla	g		
0F BA /4 ib	BT r/m32.imm8	3/3	3/	6	Save	bit in c	arry fla	a		

BT saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag.

BTC		Bit test and complement 386 and i486 only													
	0	I D	Т	S	Z	A	P	C *							
Opcode	Instruction	Cle	ocks	Desc	ription										
		<u>486</u>	<u>386</u>												
0F BB	BTC r/m16,r16	6/13	6/13	Save	e bit in d	carry fla	ag and	complement							
0F BB	BTC r/m32,r32	6/13	6/13	Save	e bit in o	carry fla	ag and	complement							
0F BA /7 ib	BTC r/m16,imm8	6/8	6/8	Save	bit in d	carry fla	ig and	complement							
0F BA /7 ib	BTC r/m32,imm8	6/8	6/8	Save	e bit in o	carry fla	ig and	complement							

BTC saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag and then complements the bit.

.-

BTR

Bit test and reset 386 and i486 only

	0	D I	т	S	z	Α	Ρ	С		
								*		
Opcode	Instruction		Clocks	Des	cription					
		486	386							
0F B3	BTR r/m16,r16	6/13	6/13	Sav	e bit in	carry f	lag and	reset		
0F B3	BTR r/m32,r32	6/13	6/13	Sav	e bit in	carry f	lag and	reset		
0F BA /6 ib	BTR r/m16,imm8	6/8	6/8	Sav	e bit in	carry f	lag and	reset		
0F BA /6 ib	BTR r/m32,imm8	6/8	6/8	Sav	e bit in	carry f	lag and	reset		

BTR saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag and then stores 0 in the bit.

BTS	2	Bit test and set 386 and i486 only											
	0	D	I	Т	S	Z	A	P	с *				
Opcode	Instruction		Cloc	ks	Des	cription	I						
		48	36	386									
0F AB	BTS r/m16,r16	6/	13	6/13	Sav	e bit in	carry fl	lag and	l set				
0F AB	BTS r/m32,r32	6/	13	6/13	Sav	e bit in	carry fi	lag and	l set				
0F BA /5 ib	BTS r/m16,imm	n8 6/	8	6/8	Sav	e bit in	carry f	lag and	l set				
0F BA /5 ib	BTS r/m32,imm	18 6/	ρ	6/8	Sav	e hit in	carry f	lag and	l cot				

BTS saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag and then stores 1 in the bit.

CALL

Call Procedure

D

ITSZAPC

All flags are affected if a task switch occurs; no flags are affected if a task switch does not occur.

Opcode	Instruction		Clocks			Description
		486	386	286*	86	
E8 cw	CALL rel16	3	7+m	7	19	Call near, displacement relative to next instruction
FF /2	CALL r/m16	5/5	7+m/10+m	7/11	16/21+EA	Call near, register indirect/memory indirect
9A cd	CALL ptr16:16	18,pm=20	17+m,pm=34=m	13,pm=26	28	Call intersegment, to full pointer given

Opcode	Instruction		Clocks			Description
		486	386	286*	86	
9A cd	CALL ptr16:16	pm=35	pm=52+m	41		Call gate, same privilege
9A cd	CALL ptr16:16	pm=69	pm=86+m	82		Call gate, more privilege, no parameters
9A cd	CALL ptr16:16	pm=77+4x	pm=94+4x+m	86+4x		Call gate, more privilege, x parameters
9A cd	CALL ptr16:16	pm=37+ts	ts	177/182		Call to task (via task state segment/task gate for 286
FF /3	CALL m16:16	17,pm=20	22+m,pm38+m	16/29	37+EA	Call intersegment, address at r/m dword
FF /3	CALL m16:16	pm=35	pm=56+m	44		Call gate, same privilege
FF /3	CALL m16:16	pm=69	pm=90+m	83		Call gate, more privilege, no parameters
FF /3	CALL m16:16	pm=77+4x	pm=98+4x+m	90+4x+m		Call gate, more privilege, x parameters
FF /3	CALL m16:16	pm=37+ts	5 + ts	180/185		Call to task (via task state segment/task gate for 286)
E8 cd	CALL rel32	3	7+m			Call near, displacement relative to next instruction
FF /2	CALL r/m32	5/5	7+m/10+m			Call near, indirect
9А ср	CALL ptr16:32	18,pm=20	17+m,pm=34+m			Call intersegment, to full pointer given
9А ср	CALL ptr16:32	pm=35	pm=52+m			Call gate, same privilege
9А ср	CALL ptr16:32	pm=69	pm=86+m			Call gate, more privilege, no parameters
9А ср	CALL ptr32:32	pm=77+4x	pm=94+4x+m			Call gate, more privilege, x parameters
9А ср	CALL ptr16:32	pm=37+ts	ts			Call to task
FF /3	CALL m16:32	17,pm=20	22+m,pm=38+m			Call intersegment, address at r/m dword
FF /3	CALL m16:32	pm=35	pm=56+m			Call gate, same privilege
FF /3	CALL m16:32	pm=69	pm=90+m			Call gate, more privilege, no parameters
FF /3	CALL m16:32	pm=77+4x	pm=98+4x+m			Call gate, more privilege, x parameters
FF /3	CALL m16:32	pm=37+ts	5 + ts			Call to task
*Add one	clock for each byt	e in the next i	nstruction executed	(80286 only)		

The CALL instruction causes the procedure named in the operand to be executed. When the procedure is complete (a return instruction is executed within the procedure), execution continues at the instruction that follows the CALL instruction.

The action of the different forms of the instruction are described next.

Near calls are those with destinations of type r/m16, r/m32, rel16, rel32; changing or saving the segment register value is not necessary. The CALL rel16 and CALL rel32 forms add a signed offset to the address of the instruction following CALL to determine the destination. The rel16 form is used when the instruction's operand-size attribute is 16 bits; rel32 is used when the operand-size attribute is 32 bits. The result is stored in the 32-bit EIP register. With rel 16, the upper 16 bits of EIP are cleared, resulting in an offset whose value does not exceed 16 bits. CALL r/m16 and

...) ر ب <u>, de a de a constanta de la constanta d</u>

CALL r/m32 specify a register or memory location from which the absolute segment offset is fetched. The offset fetched from r/m is 32 bits for an operand-size attribute of 32 (r/m32), or 16 bits for an operand-size of 16 (r/m16). The offset of the instruction following CALL is pushed onto the stack. It will be popped by a near RET instruction within the procedure. The CS register is not changed by this form of CALL.

The far calls, CALL ptr16:16 and CALL ptr16:32, use a 4-byte or 6-byte operand as a long pointer to the procedure called. The CALL m16:16 and m16:32 forms fetch the long pointer from the memory location specified (indirection). In real address mode or virtual 8086 mode, the long pointer provides 16 bits for the CS register and 16 or 32 bits for the EIP register (depending on the operand-size attribute). These forms of the instruction push both CS and IP or EIP as a return address.

In protected mode, both long pointer forms consult the AR byte in the descriptor indexed by the selector part of the long pointer. Depending on the value of the AR byte, the call will perform one of the following types of control transfers:

- **a** far call to the same protection level
- an inter-protection level far call
- a task switch

Note: Turbo Assembler extends the syntax of the CALL instruction to facilitate parameter passing to high-level language routines. See Chapter 7 of the Turbo Assembler User's Guide for more details.

CBW		Convert byte to word											
		0	D	I	Т	S	Z	A	P	с			
Opcode	Instruction		Clock	s		. 1	Descrip	tion					
98	CBW	<u>486</u> 3	<u>386</u> 3	<u>286</u> 2	<u>86</u> 2		AX sign	-extend	d of AL				

CBW converts the signed byte in AL to a signed word in AX by extending the most significant bit of AL (the sign bit) into all of the bits of AH.

CDQ			onve 6 an				ord 1	to q	uad	worc	I	
		0	D	I	т	s	z	A	P	с		
Opcode	Instruction	Clo	cks	0	Descrip	tion						
99	CDQ	<u>486</u> 3	<u>386</u> 2	E	DX:EA	X [(sig	n-exter	nd of E/	AX)			 _

CDQ converts the signed doubleword in EAX to a signed 64-bit integer in the register pair EDX:EAX by extending the most significant bit of EAX (the sign bit) into all the bits of EDX.

CLC		Cl	Clear carry flag													
		0	D	I	т	S	Z	A	P	C 0						
Opcode	Instruction		Clock	s												
		486	386	286	86				-							
F8	CLC	2	2	2	2				_							

CLD Clear direction flag

		D 0		Т	S	Z	A	P	с	
do	Instruction	Close	ko				+:			

Opcode	Instruction		CIOCK	S		Description
		486	<u>386</u>	286	<u>86</u>	
<u>C</u>	CLD	2	2	2	2	Clear direction flag

CLD clears the direction flag. No other flags or registers are affected. After CLD is executed, string operations will increment the index registers (SI or DI) that they use.

CLI		Clear interrupt flag												
		0	D	I O	т	S	Z	A	₽	С				
Opcode	Instruction		Clock	s										
FA	CLI	<u>486</u> 5	<u>386</u> 3	286 3	<u>86</u> 2									

•

CLI clears the interrupt flag if the current privilege level is at least as privileged as IOPL. No other flags are affected. External interrupts are not recognized at the end of the CLI instruction or from that point on until the interrupt flag is set.

CLTS		Clear task switched flag 80286/386/i486 protected mode only											
		0	D	I	T	S	3	z	A	P	с		
		TS	= 0	(TS	is	in	CR	р,	not	the	flag	register)	
Opcode	Instruction		Clock	ks									
		486	<u>386</u>	<u>286</u>									
0F 06	CLTS	7	5	2									

CLTS clears the task-switched (TS) flag in register CR0. This flag is set by the 386 every time a task switch occurs. The TS flag is used to manage processor extensions as follows:

- Every execution of an ESC instruction is trapped if the TS flag if set.
- Execution of a WAIT instruction is trapped if the MP flag and the TS flag are both set.

Thus, if a task switch was made after an ESC instruction was begun, the processor extension's context may need to be saved before a new ESC instruction can be issued. The fault handler saves the context and resets the TS flag.

CLTS appears in operating system software, not in application programs. It is a privileged instruction that can only be executed at privilege level 0.

СМС		С	Complement carry flag											
		0	D	I	т	S	Z	A	₽	C *				
Opcode	Instruction		Clock	S		D	escripti	on						
		486	386	286	86									
F5	CMC	2	2	2	2	С	omplen	nent ca	rry flag					

CMC reverses the setting of the carry flag. No other flags are affected.

C) 3 ...) \bigcirc

_)

CMP

Compare two operands

0 D I T S Z A P C * * * * * *

Opcode	Instruction		Clock	s		Description
		486	386	286	86	
3C ib	CMP AL,imm8	1	2	3	4	Compare immediate byte to AL
3D iw	CMP AX,imm16	1	2	3	4	Compare immediate word from AX
3D id	CMP EAX,imm32	1	2			Compare immediate dword to EAX
80 /7 ib	CMP r/m8,imm8	1/2	2/5	3/6	4/10+EA	Compare immediate byte to r/m byte
81 /7 iw	CMP r/m16,imm16	1/2	2/5	3/6	4/10+EA	Compare immediate word to r/m word
81 /7 id	CMP r/m32,imm32	1/2	2/5			Compare immediate dword to r/m dword
83 /7 ib	CMP r/m16,imm8	1/2	2/5	3/6	4/10+EA	Compare sign extended immediate byte to r/m word
83 /7 ib	CMP r/m32,imm8	1/2	2/5			Compare sign extended immediate byte to r/m dword
38 /r	CMP r/m8,r8	1/2	2/5	2/7	3/9+EA	Compare byte register to r/m byte
39 /r	CMP r/m16,r16	1/2	2/5	2/7	3/9+EA	Compare word register to r/m word
39 /r	CMP r/m32,r32	1/2	2/5			Compare dword register to r/m dword
3A /r	CMP r8,r/m8	1/2	2/6	2/6	3/9+EA	Compare r/m byte to byte register
3B /r	CMP r16,r/m8	1/2	2/6	2/6	3/9+EA	Compare r/m word to word register
3B /r	CMP r32,r/m32	1/2	2/6			Compare r/m dword to dword register

CMP subtracts the second operand from the first but, unlike the SUB instruction, does not store the result; only the flags are changed. CMP is typically used in conjunction with conditional jumps and the SETcc instruction. If an operand greater than one byte is compared to an immediate byte, the byte value is first sign-extended.

CMP CMP CMP	SB		•	Dare		• •				
CMP	SD	0 *	D	I	т	s *	Z *	A *	P *	C *
Opcode	Instruction			Clocks	i		Des	criptior	ı	
		4	86	386	286	86				
A6	CMPS m8,m8	8	5	10	8	<u>86</u> 22				ES:[(E)DI] (second operand) operand)
A7	CMPS m16,m1	68	}	10	8	22				ES:[(E)DI] (second operand) operand)
A7	CMPSm32,m32	2 8	}	10						SES:[(E)DI] (second operand) operand)
A6	CMPSB	8	}	10	8	22	Cor	npare t	oytes E	ES:[(E)DI] with DS:[SI]
A7	CMPSW	8	}	10	8	22				ES:[(E)DI] with DS:[SI]
A7	CMPSD	8	}	10			Cor	npare o	dwords	ES:[(E)DI] with DS:[SI]

CMPS compares the byte, word, or doubleword pointed to by the sourceindex register with the byte, word, or doubleword pointed to by the destination-index register. Ć

.

С.

If the address-size attribute of this instruction is 16 bits, SI and DI will be used for source- and destination-index registers; otherwise ESI and EDI will be used. Load the correct index values into SI and DI (or ESI and EDI) before executing CMPS.

The comparison is done by subtracting the operand indexed by the destination-index register from the operand indexed by the source-index register.

Note that the direction of subtraction for CMPS is [SI] - [DI] or [ESI] -[EDI]. The left operand (SI or ESI) is the source and the right operand (DI or EDI) is the destination. This is the reverse of the usual Intel convention in which the left operand is the destination and the right operand is the source.

The result of the subtraction is not stored; only the flags reflect the change. The types of the operands determine whether bytes, words, or doublewords are compared. For the first operand (SI or ESI), the DS register is used, unless a segment override byte is present. The second operand (DI or EDI) must be addressable from the ES register; no segment override is possible.

After the comparison is made, both the source-index register and destination-index register are automatically advanced. If the direction flag is 0 (CLD was executed), the registers increment; if the direction flag is 1 (STD was executed), the registers decrement. The registers increment or decrement by 1 if a byte is compared, by 2 if a word is compared, or by 4 if a doubleword is compared.

CMPSB, CMPSW and CMPSD are synonyms for the byte, word, and doubleword CMPS instructions, respectively.

CMPS can be preceded by the REPE or REPNE prefix for block comparison of CX or ECX bytes, words, or doublewords. Refer to the description of the REP instruction for more information on this operation.

CMPXCHG Compare and Exchange

i486 only

		0 *	D	I	т	s *	Z *	A *	P *	C *	
Opcode	Instruction			Clock			Desc	ription			
				486							
0F A6/r	CMPXCHG	r/m8,r8		6/7 if co succes compar	sfuİ; 6/	10 if	load i		g into r	m byte. If equal, set ZF a m byte. Else, clear ZF an L.	
0F A7/r	CMPXCHG	r/m16,r	16	6/7 if co succes compar	sful; 6/	10 if	and i	oad wo	rd reg i	m word. If equal, set ZF nto r/m word. Else, clear nto AX.	ZF

D

じ じ

0)

し つ つ

ريب . . .

Opcode	Instruction	Clock	Description
0F A7/r	CMPXCHG r/m32,r32	486 6/7 if comparison is successful; 6/10 if comparison fails	Compare EAX with r/m dword. If equal, set ZF and load dword reg into r/m dword. Else, clear ZF and load r/m dword into EAX.

The CMPXCHG instruction compares the accumulator (AL, AX, or EAX register) with DEST. If they are equal, SRC is loaded into DEST. Otherwise, DEST is loaded into the accumulator.

DEST is the destination operand; SRC is the source operand.

Protected mode exceptions: #GP(0) if the result is in a nonwritable segment; #GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments; #SS(0) for an illegal address in the SS segment; #PF (fault code) for a page fault; #AC for an unaligned memory reference if the current privilege level is 3.

Real mode exception: interrupt 13 if any part of the operand would lie outside the effective address space from 0 to 0FFFFh.

Virtual 8086 mode exceptions: interrupt 13, as in real mode; #PF and #AC, as in protected mode.

Note: This instruction can be used with a LOCK prefix. In order to simplify interface to the processor's bus, the destination operand receives a write cycle without regard to the result of the comparison. DEST is written back if the comparison fails, and SRC is written into the destination otherwise. (The processor never produces a locked read without producing a locked write.)

CWD		-	onve 6 an				loub	blew	ord			
		0	D	I	т	s	z	A	P	с		
Opcode	Instruction		Clock	s		D	escripti	on				
99	CWD	<u>486</u> 3	<u>386</u> 2	<u>286</u> 2	<u>86</u> 5	D	X:AX <	– sign-	extend	of AX		

CWD converts the signed word in AX to a signed doubleword in DX:AX by extending the most significant bit of AX into all the bits of DX. Note that CWD is different from CWDE. CWDE uses EAX as a destination, instead of DX:AX.

í

(

CWD	E	Convert word to doubleword 386 and i486 only											
		0	D	I	т	s	Z	A	Р	с			
Opcode	Instruction		Clock	s		D	escripti	on					
	OWDE	486	386	286	<u>86</u>		AV .		tond of				
98	CWDE	3	3			E	AX ←	sign-ex	tend of	AX			

CWDE converts the signed word in AX to a doubleword in EAX by extend-ing the most significant bit of AX into the two most significant bytes of EAX. Note that CWDE is different from CWD. CWD uses DX:AX rather than EAX as a destination.

DAA		De	ecim	al ac	djust	AL	afte	er a	dditi	on
		0	D	I	т	s	z	A	P	с
		?				*	*	*	*	*
Opcode	Instruction		Clock	s		. C	escrip	tion		
		<u>486</u>	386	286	86					
27	DAA	2	4	3	4	0)ecimal	adjust	AL afte	er addition

Execute DAA only after executing an ADD instruction that leaves a two-BCD-digit byte result in the AL register. The ADD operands should consist of two packed BCD digits. The DAA instruction adjusts AL to contain the correct two-digit packed decimal result.

DAS		De	cim	al ac	djust	AL	. afte	er su	btra	ction
		ο	D	I	т	s	z	A	P	с
		?				*	*	*	*	*
Opcode	Instruction		Clock	s			Descrip	tion		
		486	<u>386</u>	286	<u>86</u>					

Decimal adjust AL after subtraction

Execute DAS only after a subtraction instruction that leaves a two-BCDdigit byte result in the AL register. The operands should consist of two packed BCD digits. DAS adjusts AL to contain the correct packed twodigit decimal result.

4

()
Ú)
с.) С.у.
<u> </u>
()
e
()
Q . 3
C)
()
<u> </u>
\odot
5
\bigcirc
- ·)
1
2)
ر_
3
لات م
- /
.
\sim $^{\prime}$
()
~
\odot
()
ر ب
30
<u> </u>
\square
- .
~ 2
~ `
$\overline{\gamma}$
!
$\frac{1}{2}$
C)
$\overset{)}{\bigcirc}$
_)
J)
(\)
()
\sim
 ~~>
\sum
<u>(</u>)
·
\bigcirc
(L.) (2)
\square
~~ · ·
· · · · ·

2F

DAS

2

4

3

0

DEC		Decrement by 1											
		0 *	D	I	Т	s *	Z *	A *	P *	С			
Opcode	Instruction		Cloc	ks			De	scriptio	n				
		486	386	28	6	86							
FE /1	DEC r/m8	1/3	2/6	2/7		3/15+EA) De	cremer	nt r/m b	yte by 1			
FF /1	DEC r/m16	1/3	2/6	2/7	,	3/15+EA	De	cremer	nt r/m w	ord by 1			
	DEC r/m32	1/3	2/6				De	cremer	nt r/m d	word by 1			
48+rw	DEC r16	1	2	2		3	De	cremer	nt word	register by 1			
48+rw	DEC r32	1	2							d register by 1			

 $(\cap$ (...

(-(ſ

DEC subtracts 1 from the operand. DEC does not change the carry flag. To affect the carry flag, use the SUB instruction with an immediate operand of 1.

DIV		U	nsign	ed (divid	е					
		0	D	I	т	s	z	A	Р	С	
		?				?	?	?	?	?	
Opcode	Instruction	Clo	cks	Des	cription						
		486	386								
F6 /6	DIV r/m8	16/16	14/17		•				•	UO, AH=REM)	
F7 /6	DIV r/m16	24/24	22/25	Unsi	igned di	ivide D	X:AX b	y r/m w	vord (A	X=QUO, DX=REM)	

F7 /6 F7 /6 DIV r/m32 40/40 38/41 Unsigned divide EDX:EAX by r/m dword (EAX=QUO, EDX=REM)

DIV performs an unsigned division. The dividend is implicit; only the divisor is given as an operand. The remainder is always less than the divisor. The type of the divisor determines which registers to use as follows:

Size	Dividend	Divisor	Quotient	Remainder
byte	AX	r/m8	AL	AH
word	DX:AX	r/m16	AX	DX
dword	EDX:EAX	r/m32	EAX	EDX (386 only)

ENTER

Make stack frame for procedure parameters 80186/286/386/486 only

	0	D	ΙT	S Z	A	P	с			
Opcode	Instruction		Clocks		Descrip	tion				
		486	386	286						
C8 iw 00	Enter imm16,0	14	10	11	Make p	rocedu	re stack t	frame		
C8 iw 01	Enter imm16,1	17	12	15	Make s	tack fra	ime for p	rocedure) param	eters
C8 iw ib	Enter imm16,imr	n8 17+3n	15+4(n-1)	12+4(n-1)	Make s	tack fra	me for p	rocedure) param	eters

<u>___</u>

ENTER creates the stack frame required by most block-structured highlevel languages. The first operand specifies the number of bytes of dynamic storage allocated on the stack for the routine being entered. The second operand gives the lexical nesting level (0 to 31) of the routine within the high-level language source code. It determines the number of stack frame pointers copied into the new stack frame from the preceding frame. BP (or EBP, if the operand-size attribute is 32 bits) is the current stack frame pointer.

い こ)

:) []

If the operand-size attribute is 16 bits, the processor uses BP as the frame pointer and SP as the stack pointer. If the operand-size attribute is 32 bits, the processor uses EBP for the frame pointer and ESP for the stack pointer.

If the second operand is 0, ENTER pushes the frame pointer (BP or EBP) onto the stack; ENTER then subtracts the first operand from the stack pointer and sets the frame pointer to the current stack-pointer value.

For example, a procedure with 12 bytes of local variables would have an ENTER 12,0 instruction at its entry point and a LEAVE instruction before every RET. The 12 local bytes would be addressed as negative offsets from the frame pointer.

HLT		Ho	alt								
		0	D	I	т	s	Z	A	P	с	
Opcode	Instruction		Clock	S		D	escript	ion			
F4	HLT	<u>486</u> 4	<u>386</u> 5	286 2	<u>86</u> 2	L	lalt				

HLT stops instruction execution and places the x86 in a HALT state. An enabled interrupt, NMI, or a reset will resume execution. If an interrupt (including NMI) is used to resume execution after HLT, the saved CS:IP (or CS:EIP on an 386) value points to the instruction following HLT.

IDIV		Sic	Signed divide											
		0	D	I	т	s ?	Z ?	A ?	P ?	C ?				
Opcode	Instruction	÷	Clocks			ŗ	r	ŗ	r Descrit	-				
operat		486	386	286	86				Becom					
F6 /7	IDIV r/m8	19/20	19	17/20		-112/1	07-118	+EA		divide AX by r/m byte UO, AH=REM)				
F7 /7	IDIV r/m16	27/28	27	25/28	165	-184/1	71-190	+EA		divide DX:AX by EA word UO, DX=REM)				
F7 /7	IDIV r/m32	43/44	43							divide EDX:EAX by DWORD AX=QUO, EDX=REM)				

IDIV performs a signed division. The dividend, quotient, and remainder are implicitly allocated to fixed registers. Only the divisor is given as an explicit r/m operand. The type of the divisor determines which registers to use as follows: (

e --

() () ()

(

 $\tilde{\ }$

Size	Divisor	Quotient	Remainder	Dividend
byte	r/m8	AL	AH	AX
word	r/m16	AX	DX	DX:AX
dword	r/m32	EAX	EDX	EDX:EAX (386 only)

If the resulting quotient is too large to fit in the destination, or if the division is 0, an Interrupt 0 is generated. Nonintegral quotients are truncated toward 0. The remainder has the same sign as the dividend and the absolute value of the remainder is always less than the absolute value of the divisor.

IMUL

Signed multiply

0	D	I	т	s	z	A	P	С
*				?	?	?	?	*

Opcode	Instruction		Clocks			Description
		486	386	286	86	
F6 /5	IMUL r/m8	13-18/13-18	9-14/12-17	13/16	80-98/86-104 +EA	AX ←AL * r/m byte
F7 /5	IMUL r/m16	13-26/13-26	9-22/12-25	21/24	128-154/134- 160+EA	$DX:AX \leftarrow AX * r/m \text{ word}$
F7 /5	IMUL r/m32	12-42/13-42	9-38/12-41			EDX:EAX \leftarrow EAX [*] r/m dword
0F AF /r	IMUL r16,r/m16	13-26/13-26	9-22/12-25			word register word register *
0F AF /r	IMUL r32,r/m32	13-42/13-42	9-38/12-41			dword register ←dword register * r/m dword
6B /r ib	IMUL r16,r/ m16,imm8	13-26/13-26	9-14/12-17	21/24		word register ←r/m16 * sign-extended immediate byte
6B /r ib	IMUL r32,r/ m32,imm8	13-42	9-14/12-17			dword register ←r/m32 * sign-extended immediate byte
6B /r ib	IMUL r16,imm8	13-26	9-14/12-17	21/24		word register
6B /r ib	IMUL r32,imm8	13-42	9-14/12-17			dword register ←dword register * sign-extended immediate byte
69 /r iw	IMUL r16,r/ m16.imm16	13-26/13-26	9-22/12-25	21/24		word register ←r/m16 immediate word
69 /r id	IMUL r32,r/ m32,imm32	13-42/13-42	9-38/12-41			dword register r/m32 * immediate dword
69 /r iw	IMUL r16,imm16	13-26/13-26	9-22/12-25			word register ←r/m16 * immediate word
69 /r id	IMUL r32,imm32	13-42/13-42	9-38/12-41			dword register ←r/m32 * immediate dword

IMUL performs signed multiplication. Some forms of the instruction use implicit register operands. The operand combinations for all forms of the instruction are shown in the "Description" column above.

IMUL clears the overflow and carry flags under the following conditions:

Instruction form	Condition for clearing CF and OF
r/m8	AL = sign-extend of AL to 16 bits
r/m16	AX = sign-extend of AX to 32 bits
r/m32	EDX:EAX = sign-extend of EAX to 32 bits
r16,r/m16	Result exactly fits within r16
r32,r/m32	Result exactly fits within r32
r16,r/m16,imm16	Result exactly fits within r16
r32,r/m32,imm32	Result exactly fits within r32

IN

) こ

 \mathbb{C}

000000

5 0 0

~ `

Input from port

O D I T S Z A P C

Opcode	Instruction		Clocks			
		486	386	286	86	
E4 ib	IN AL,imm8	14,pm=8*/28**,vm=27	12,pm=6*/26**	5	10	Input byte from immediate port into AL
E5 ib	IN AX,imm8	14,pm=8*/28**,vm=27	12,pm=6*/26**	5	10	Input word from immediate port into AX
E5 ib	IN EAX,imm8	14,pm=8*/28**,vm=27	12,pm=6*/26**			Input dword from immediate port into EAX
EC	IN AL,DX	14,pm=8*/28**,vm=27	13,pm=7*/27**	5	8	Input byte from port DX into AL
ED	IN AX,DX	14,pm=8*/28**,vm=27	13,pm=7*/27**	5	8	Input word from port DX into AX
ED	IN EAX,DX	14,pm=8*/28**,vm=27	13,pm=7*/27**			Input dword from port DX into EAX

IN transfers a data byte or data word from the port numbered by the second operand into the register (AL, AX, or EAX) specified by the first operand. Access any port from 0 to 65535 by placing the port number in the DX register and using an IN instruction with DX as the second parameter. These I/O instructions can be shortened by using an 8-bit port I/O in the instruction. The upper eight bits of the port address will be 0 when 8-bit port I/O is used.

INC		Inc	crer	nent	by 1						
		0 *	D	I	T	s *	Z *	A *	P *	с	
Opcode	Instruction			Clocks	5				Descr	iption	
FE /0 FF /0	INC r/m8 INC r/m16	<u>48</u> 1/3 1/3	3	<u>386</u> 2/6 2/6	<u>286</u> 2/7 2/7		<u>86</u> 3/15+ 3/15+				byte by 1 word by 1

Opcode	Instruction		Clocks			Description
		486	386	286	86	
FF /6	INC r/m32	1/3				Increment r/m dword by 1
40+ rw	INC r16	1	2	2	3	Increment word register by 1
40+ rd	INC r32	1				Increment dword register by 1

INC adds 1 to the operand. It does not change the carry flag. To affect the carry flag, use the ADD instruction with a second operand of 1.

INS INSB INSW	Input from port to string 80186/286/386/486 only									
INSD	0	D	I	Т	S	z	A	P	с	

Opcode	Instruction		Clocks		Description
		486	386	286	
6C	INS r/m8,DX	17,pm=10*/32**,vm=30	15,pm=9*/29**	5	Input byte from port DX into ES:(E)DI
6D	INS r/m16,DX	17,pm=10*/32**,vm=30	15,pm=9*/29**	5	Input word from port DX into ES:(E)DI
6D	INS r/m32,DX	17,pm=10*/32**,vm=30	15,pm=9*/29**		Input dword from port DX into ES:(E)DI
6C	INSB	17,pm=10*/32**,vm=30	15,pm=9*/29**	5	Input byte from port DX into ES:(E)DI
6D	INSW	17,pm=10*/32**,vm=30	15,pm=9*/29**	5	Input word from port DX into ES:(E)DI
6D	INSD	17,pm=10*/32**,vm=30	15,pm=9*/29**		Input dword from port DX into ES:(E)DI
*lf CPL ≤ **lf CPL :	: IOPL > IOPL or if in virtua	Il 8086 mode			

INS transfers data from the input port numbered by the DX register to the memory byte or word at ES:dest-index. The memory operand must be addressable from ES; no segment override is possible. The destination register is DI if the address-size attribute of the instruction is 16 bits, or EDI if the address-size attribute is 32 bits.

INS does not allow the specification of the port number as an immediate value. The port must be addressed through the DX register value. Load the correct value into DX before executing the INS instruction.

The destination address is determined by the contents of the destination index register. Load the correct index into the destination index register before executing INS.

After the transfer is made, DI or EDI advances automatically. If the direction flag is 0 (CLD was executed), DI or EDI increments; if the direction flag is 1 (STD was executed), DI or EDI decrements. DI increments or decrements by 1 if a byte is input, by 2 if a word is input, or by 4 if a doubleword is input.

ſ

. .

INSB, INSW and INSD are synonyms of the byte, word, and doubleword INS instructions. INS can be preceded by the REP prefix for block input of CX bytes or words. Refer to the REP instruction for details of this operation.

INT
INTO

いつつつつつつ

000000000

Call to interrupt procedure

		0	D	1 0	т 0	S	Z	A	P	С
Opcode	Instruction			Clocks					[Description
		486		386		286		86		
CC	INT3	26		33		23		52	1	nterrupt 3trap to debugger
CC	INT3	44		pm=59		40			- 1	nterrupt 3protected mode
CC	INT3	71		pm=99		78			1	nterrupt 3protected mode
CC	INT3	82		pm=119						nterrupt 3from V86 mode to PL0
CC	INT3	37+ts		ts		167			1	nterrupt 3protected mode
CD ib	INTimm8	30		37		23		51		nterrupt numbered by mmediate byte
CD ib	INTimm8	44		pm=59		40			- 1	nterruptprotected mode
CD ib	INTimm8	77		pm=99		78			1	nterruptprotected mode
CD ib	INTimm8	86		pm=119					1	nterruptfrom V86 mode to PLC
CD ib	INTimm8	37+ts		ts		167			1	nterruptprotected mode
CE	INTO	Pass:28 Fail:3	l,	Fail:3, p Pass:35	m=3;	Fail:3, Pass:24	ţ	Fail:4, Pass:53		nterrupt 4if overflow flag is 1
CE	INTO	46		pm=59		41			- 1	nterrupt 4Protected mode
CE	INTO	73		pm=99		79			1	nterrupt 4Protected mode
CE	INTO	84		pm=119						nterrupt 4from V86 mode to PL0
CE	INTO	39+ts		ts		168			ł	nterrupt 4Protected mode
* Add one	e clock for eac	h byte of th	ne n	ext instruc	tion e	xecuted (8	028	6 only).		

The INT n instruction generates via software a call to an interrupt handler. The immediate operand, from 0 to 255, gives the index number into the interrupt descriptor table (IDT) of the interrupt routine to be called. In protected mode, the IDT consists of an array of eight-byte descriptors; the descriptor for the interrupt invoked must indicate an interrupt, trap, or task gate. In real address mode, the IDT is an array of four byte-long pointers. In protected and real address modes, the base linear address of the IDT is defined by the contents of the IDTR.

The INTO conditional software instruction is identical to the INT n interrupt instruction except that the interrupt number is implicitly 4, and the interrupt is made if the 86, 286, or 386 overflow flag is set.

The first 32 interrupts are reserved by Intel for system use. Some of these interrupts are use for internally generated exceptions.

INT n generally behaves like a far call except that the flags register is pushed onto the stack before the return address. Interrupt procedures re-

turn via the IRET instruction, which pops the flags and return address from the stack.

·---

í

í

In real address mode, INT n pushes the flags, CS and the return IP onto the stack, in that order, then jumps to the long pointer indexed by the interrupt number.

INVD			Invalidate cache i486 only										
		0	D	I	Т	s	SZAPC						
Opcode	Instruction	Cl	ock	Des	cription								
0F 08	INVD	<u>48</u> 4	6	Invalidate entire cache									

The internal cache is flushed, and a special-function bus cycle is issued which indicates that external caches should also be flushed. Data held in write-back external caches is discarded.

Note: This instruction is implementation-dependent; its function might be implemented differently on future Intel processors.

It is the responsibility of hardware to respond to the external cache flush indication.


INVLF	'G	Invalidate TLB entry i486 only										
		0	D	I	т	s	Z	A	P	с		
Opcode	Instruction		ock	De	escriptio	on						
0F 01/7	INVLPG m	<u>48</u> 12	6 for hit	In	Invalidate TLB entry							

The INVLPG instruction is used to invalidate a single entry in the TLB, the cache used for table entries. If the TLB contains a valid entry that maps the address of the memory operand, that TLB entry is marked invalid.

In both protected mode and virtual 8086 mode, an invalid opcode is generated when used with a register operand.

Note: This instruction is implementation-dependent; its function might be implemented differently on future Intel processors.

(



20

2) - 1

いつこうこうこう

Jcc

If NT equals 0, IRET returns from an interrupt procedure without a task switch. The code returned to must be equally or less privileged than the interrupt routine (as indicated by the RPL bits of the CS selector popped from the stack). If the destination code is less privileged, IRET also pops the stack pointer and SS from the stack.

If NT equals 1, IRET reverses the operation of a CALL or INT that caused a task switch. The updated state of the task executing IRET is saved in its task state segment. If the task is re-entered later, the code that follows IRET is executed.

Jump if condition is met

	0	D	ΙT	S	Z	A	P	С	•		
Opcode	Instruction		Clocks			Description					
		486	386	286	86						
77 cb	JA rel8	3/1	7+m,3	7,3	16,4	Jump	shor	t if above (CF=0 and ZF=0)		
73 cb	JAE rel8	3/1	7+m+,3	7,3	16,4	Jump	shor	t if above o	r equal (CF=0)		
72 cb	JB rel8	3/1	7+m,3	7,3	16,4	Jump	shor	t if below (CF=1)		
76 cb	JBE rel8	3/1	7+m,3	7,3	16,4	Jump ZF=1		t if below o	r equal (CF=1 or		
72 cb	JC rel8	3/1	7+m,3	7,3	16,4	Jump	shor	t if carry (C	F=1)		

Opcode	Instruction	_	Clocks			Description
		486	386	286	86	
E3 cb	JCXZ rel8	3/1	9+m,5	8,4	18,6	Jump short if CX register is 0
E3 cb	JECXZ rel8	3/1	9+m,5	-, -	,.	Jump short if ECX register is 0
74 cb	JE rel8	3/1	7+m,3	7,3	16,4	Jump short if equal (ZF=1)
74 cb	JZ rel8	3/1	7+m,3	7,3	16,4	Jump short if 0 (ZF=1)
7Fcb	JG rel8	3/1	7+m,3	7,3	16,4	Jump short if greater (ZF=0 and SF=OF)
7D cb	JGE rel8					
		3/1	7+m,3	7,3	16,4	Jump short if greater or equal (SF=OF)
7C cb	JL rel8	3/1	7+m,3	7,3	16,4	Jump short if less (SF<>OF)
7E cb	JLE rel8	3/1	7+m,3	7,3	16,4	Jump short if less or equal (ZF=1 and SF<>OF)
76 cb	JNA rel8	3/1	7+m,3	7,3	16,4	Jump short if not above (CF=1 or ZF=1)
72 cb	JNAE rel8	3/1	7+m,3	7,3	16,4	Jump short if not above or equal (CF=1)
73 cb	JNB rel8	3/1	7+m,3	7,3	16,4	Jump short if not below (CF=0)
77 cb	JNBE rel8	3/1	7+m,3	7,3	16,4	Jump short if not below or equal (CF=0 and ZF=0)
73 cb	JNC rel8	3/1	7+m,3	7,3	16,4	Jump short if not carry (CF=0)
75 cb	JNE rel8	3/1	7+m,3	7,3	16,4	Jump short if not equal (ZF=0)
'E cb	JNG rel8	3/1	7+m,3	7,3	16,4	Jump short if not greater (ZF=1 or
	0.101010	5/1	7 111,0	,,0	10,7	SF<>OF)
'C cb	JNGE rel8	3/1	7+m,3	7,3	16,4	Jump short if not greater or equal (SF<>OF)
D cb	JNL rel8	3/1	7+m,3	7,3	16,4	Jump short if not less (SF=OF)
Fcb	JNLE rel8	3/1	7+m,3 7+m,3	7,3 7,3	16,4	Jump short if not less or equal (ZF=0 and
r tu	JINLE TEIO	3/1	7+11,5	7,5	10,4	SF=OF)
1 cb	JNO rel8	3/1	7+m,3	7,3	16,4	Jump short if not overflow (OF=0)
B cb	JNP rel8	3/1	7+m,3	7,3	16,4	Jump short if not parity (PF=0)
9 cb	JNS rel8	3/1	7+m,3	7,3	16,4	Jump short if not sign (SF=0)
5 cb	JNZ rel8	3/1	7+m,3	7,3	16,4	Jump short if not zero (ZF=0)
0 cb	JO rel8	3/1	7+m,3	7,3	16,4	Jump short if overflow (OF=1)
A cb	JP rei8	3/1	7+m,3	7,3	16,4	Jump short if parity (PF=1)
A cb	JPE rel8	3/1	7+m,3	7,3	16,4	Jump short if parity even (PF=1)
Bcb	JPO rel8	3/1	7+m,3	7,3	16,4	Jump short if parity odd (PF=0)
8 cb	JS rel8	3/1	7+m,3	7,3	16,4	Jump short if sign (SF=1)
4 cb	JZ rel8	3/1	7+m,3	7,3	16,4	Jump short of zero (ZF=1)
F 87 cw/cd	JA rel16/32	3/1	7+m,3	7,0	10,4	Jump near if above (CF=0 and ZF=0)
F 83 cw/cd	JAE rel16/32	3/1	7+m,3			Jump near if above or equal (CF=0)
F 82 cw/cd	JB rel16/32	3/1	7+m,3			Jump near if below (CF=1)
F 86 cw/cd	JBE rel16/32	3/1	7+m,3			Jump near if below or equal (CF=1or ZF=1)
F 82 cw/cd	JC rel16/32	3/1	7+m,3			Jump near if carry (CF=1)
F 84 cw/cd	JE rel16/32	3/1	7+m,3			Jump near if equal (ZF=1)
F 84 cw/cd	JZ rel16/32	3/1	7+m,3			Jump near if 0 (ZF=1)
F 8F cw/cd	JG rel16/32	3/1	7+m,3			Jump near if greater (ZF=0 and SF=OF)
F 8D cw/cd	JGE rel16/32	3/1	7+m,3			Jump near if greater or equal (SF=OF)
F 8C cw/cd	JL rel16/32	3/1	7+m,3			Jump near if less (SF<>OF)
F 8E cw/cd	JLE rel16/32	3/1	7+m,3			Jump near if less or equal(ZF=1 and SF<>OF)
F 86cw/cd	JNA rel16/32	3/1	7+m,3			Jump near if not above (CF=1 or ZF=1)
F 82 cw/cd	JNAE rel16/32		7+m.3			Jump near if not above or equal (CF=1)
F 83 cw/cd	JNB rel16/32	3/1	7+m,3			Jump near if not below (CF=0)
F 87 cw/cd	JNBE rel16/32		7+m,3			Jump near if not below or equal (CF=0)
						and ZF=0
)F 83 cw/cd	JNC rel16/32	3/1	7+m,3			Jump near if not carry and ZF=0)
F 85 cw/cd	JNE rel16/32	3/1	7+m,3			Jump near if not equal (ZF=0)
	JNG rel16/32	3/1	7+m,3			Jump near if not greater (ZF=1 or SF<>OF)
)F 8E cw/cd	JNG 16110/32	v , i				
F 8E cw/cd F 8C cw/cd	JNGE rel16/32		7+m,3			Jump near if not greater or equal (SF<>OF)

ſ

Opcode	Instruction		Clocks			Description
		486	386	286	86	
0F 8F cw/cd	JNLE rel16/32	3/1	7+m,3			Jump near if not less or equal (ZF=0 and SF=OF)
0F 81 cw/cd	JNO rel16/32	3/1	7+m,3			Jump near if not overflow (OF=0)
0F 8B cw/cd	JNP rel16/32	3/1	7+m,3			Jump near if not parity (PF=0)
0F 89 cw/cd	JNS rel16/32	3/1	7+m,3			Jump near if not sign (SF=0)
0F 85 cw/cd	JNZ rel16/32	3/1	7+m,3			Jump near if not zero (ZF=0)
0F 80 cw/cd	JO rel16/32	3/1	7+m,3			Jump near if overflow (OF=1)
0F 8A cw/cd	JP rel16/32	3/1	7+m,3			Jump near if parity (PF=1)
0F 8A cw/cd	JPE rel16/32	3/1	7+m,3			Jump near if parity even (PF=1)
0F 8B cw/cd	JPO rel16/32	3/1	7+m,3			Jump near if parity odd (PF=0)
0F 88 cw/cd	JS rel16/32	3/1	7+m,3			Jump near if sign (SF=1)
0F 84 cw/cd	JZ rel16/32	3/1	7+m,3			Jump near if zero (ZF=1)

Note: The first clock count is for the true condition (branch taken); the second clock count is for the false condition (branch not taken). rel16/32 indicates that these instructions map to two; one with a 16-bit relative displacement, the other with a 32-bit relative displacement, depending on the operand-size attribute of the instruction.

Conditional jumps (except JCXZ/JECXZ) test the flags which have been set by a previous instruction. The conditions for each mnemonic are given in parentheses after each description above. The terms "less" and "greater" are used for comparisons of signed integers; "above" and "below" are used for unsigned integers.

If the given condition is true, a jump is made to the location provided as the operand. Instruction coding is most efficient when the target for the conditional jump is in the current code segment and within -128 to + 127 bytes of the next instruction's first byte. The jump can also target -32768 through +32767 (segment size attribute 16) or -2 to the 31st power +2 to the 31st power -1 (segment size attribute 32) relative to the next instruction's first byte. When the target for the conditional jump is in a different segment, use the opposite case of the jump instruction (that is, JE and JNE), and then access the target with an unconditional far jump to the other segment. For example, you cannot code

JZ FARLABEL;

You must instead code

JNZ BEYOND; JMP FARLABEL; BEYOND:

Because there can be several ways to interpret a particular state of the flags, TASM provides more than one mnemonic for most of the conditional jump opcodes. For example, if you compared two characters in AX and want to jump if they are equal, use JE; or, if you ANDed AX with a

いい ل آ Ċ

<u>;</u>)

bit field mask and only want to jump if the result is 0, use JZ, a synonym for JE.

(

7

ŕ

ć

ς.

ſ,

JCXZ/JECXZ differs from other conditional jumps because it tests the contents of the CX or ECX register for 0, not the flags. JCXZ/JECXZ is useful at the beginning of a conditional loop that terminates with a conditional loop instruction (such as LOOPNE TARGET LABEL). The JCXZ/JECXZ prevents entering the loop with CX or ECX equal to zero, which would cause the loop to execute 64K or 32G times instead of zero times.

JMP

Jump

0

DITSZAPC

All if a task switch takes place; none if no task switch occurs

Opcode	Instruction		Clocks			Description
		486	386	286	86	
EB cb	JMP rel8	3	7+m	7	15	Jump short
E9 cw	JMP rel16	3	7+m	7	15	Jump near
FF /4	JMP r/m16	5/5	7+m/10+m	7/11	11/18+EA	Jump near indirect
EA cd	JMP ptr16:16	17pm=19	12+m, pm=27+m	11,pm=23	15	Jump intersegment, 4-byte immediate address
EA cd	JMP ptr16:16	32	pm=45+m	38		Jump to call gate, same privilege
EA cd	JMP ptr16:16	42+ts	ts	175		Jump via task state segment
EA cd	JMP ptr16:16	43+ts	ts	180	24+EA	Jump via task gate
FF /5	JMP m16:16	13,pm=18	43+m,pm=31+m	15,pm=26		Jump r/m16:16 indirect and intersegment
FF /5	JMP m16:16	31	pm=49+m	41		Jump to call gate, same privilege
FF /5	JMP m16:16	41+ts	5+ts	178		Jump via task state segment
FF /5	JMP m16:16	42+ts	5+ts	183		Jump via task gate
E9 cd	JMP rel32	3	7+m			Jump near
FF /4	JMP r/m32	5/5	7+m,10+m			Jump near
EA cp	JMP ptr16:32	13,pm=18	12+m, pm=27+m			Jump intersegment, 6-byte immediate address
EA cp	JMP ptr16:32	31	pm=45+m			Jump to call gate, same privilege
EA cp	JMP ptr16:32	42+ts	ts			Jump via task state segment
EA cp	JMP ptr16:32	43+ts	ts			Jump via task gate
FF /5	JMP m16:32	13,pm=18	43+m, pm=31+m			Jump intersegment address at r/m dword
FF /5	JMP m16:32	31	pm=49+m			Jump to call gate, same privilege
FF /5	JMP m16:32	41+ts	5 + ts			Jump via task state segment
FF /5	JMP m16:32	42+ts	5 + ts			Jump via task gate
' Add on	e clock for every	byte of the n	ext instruction execu-	ted (80286 o	n !y) .	

こ) こ) i () ن ر رن

The JMP instruction transfers control to a different point in the instruction stream without recording return information.

The action of the various forms of the instruction are shown below.

Jumps with destinations of type r/m16, r/m32, rel16, and rel32 are near jumps and do not involve changing the segment register value.

The JMP rel16 and JMP rel32 forms of the instruction add an offset to the address of the instruction following the JMP to determine the destination. The rel16 form is used when the instruction's operand-size attribute is 16 bits (segment size attribute 16 only); rel32 is used when the operand-size attribute is 32 bits (segment size attribute 32 only). The result is stored in the 32-bit EIP register. With rel16, the upper 16 bits of EIP are cleared, which results in an offset whose value does not exceed 16 bits.

JMP r/m16 and JMP r/m32 specifies a register or memory location from which the absolute offset from the procedure is fetched. The offset fetched from r/m is 32 bits for an operand-size attribute of 32 bits (r/m32), or 16 bits for an operand-size attribute of 16 bits (r/m16).

The JMP ptr16:16 and ptr16:32 forms of the instruction use a four-byte or six-byte operand as a long pointer to the destination. The JMP m16:16 and m16:32 forms fetch the long pointer from the memory location specified (indirection). In real address mode or virtual 8086 mode, the long pointer provides 16 bits for the CS register and 16 or 32 bits for the EIP register (depending on the operand-size attribute). In protected mode, both long pointer forms consult the access rights (AR) byte in the descriptor indexed by the selector part of the long pointer. Depending on the value of the AR byte, the jump will perform one of the following types of control transfers:

■ a jump to a code segment at the same privilege level

🔳 a task switch

LAHF		Lo	ads t	flags	s into	o Al	H reg	giste	er	
		0	D	I	т	s	Z	A	P	С
Opcode	Instruction		Clock	s		[Descript	tion		
9F	LAHF	486 3	<u>386</u> 2	<u>286</u> 2	<u>86</u> 4	L	.oad: A	H = fla	gs SF 2	ZF xx AF xx PF xx CF

LAHF transfers the low byte of the flags word to AH. The bits, from MSB to LSB, are sign, zero, indeterminate, auxiliary carry, indeterminate, parity, indeterminate, and carry.

LAR		Load access rights byte 80286/386/486 protected mode only										
		0	D	I	T	S	Z *	A	P	с	- <u></u>	
Opcode	Instruction			Clock	s		Desc	cription				
			486	386		286						
0F 02/r 0F 02 /r	LAR r16,r/m LAR r32,r/m		11/11 11/11	pm=1 pm=1		14/16		–r/m16 –r/m32			0FxFF00	

The LAR instruction stores a marked form of the second doubleword of the descriptor for the source selector if the selector is visible at the CPL (modified by the selector's RPL) and is a valid descriptor type. The destination register is loaded with the high-order doubleword of the descriptor masked by 00FxFF00, and ZF is set to 1. The x indicates that the four bits corresponding to the upper four bits of the limit are undefined in the value loaded by LAR. If the selector is invisible or of the wrong type, ZF is cleared.

If the 32-bit operand size is specified, the entire 32-bit value is loaded into the 32-bit destination register. If the 16-bit operand size is specified, the lower 16-bits of this value are stored in the 16-bit destination register.

All code and data segment descriptors are valid for LAR. (See your Intel manual for valid segment and gate descriptor types for LAR.)

.EA Load effective	e address offset
--------------------	------------------

		0	D	I	T	s	Z	A	P	с
Opcode	Instruction		Clock	s			Descri	iption		
		486	386	286	86					
8D/r	LEA r16,m	1	2	3	2+E	Α	Store	effectiv	e addre	ess for m in register r16
8D/r	LEA r32,m	1	2				Store	effectiv	e addre	ess for m in register r32
8D/r	LEA r16,m	1	2				Store	effectiv	e addre	ess for m in register r16
8D/r	LEA r32,m	1	2				Store	effectiv	e addro	ess for m in register r32

LEA calculates the effective address (offset part) and stores it in the specified register. The operand-size attribute of the instruction is determined by the chosen register. The address-size attribute is determined by the USE attribute of the segment containing the second operand. The addresssize and operand-size attributes affect the action performed by LEA, as follows:

L

	nd Ade size	dress e		Action performed										
16	16			16-bit effective address is calculated and stored in requested 16-bit register destination.										
16	32		16	bits	of t		dress	are	store			e lower equested		
32	16		ad	16-bit effective address is calculated. The 16-bit address is zero-extended and stored in the re- quested 32-bit register destination.										
			32-bit effective address is calculated and stored in the requested 32-bit register destination.											
32	32													
32	_	80	th gh-le 186/:	e req vel 286/	ues orc 38	ted 32 0Ced1 6/486	-bit r ure e o onl	egis ∋xit Y	ter de	estina				
	_	-	th gh-le	e req vel	ues orc	ted 32	-bit r Jre e	egis ∋xit						
	_	80	th gh-le 186/:	e req vel 286/ I	ues orc 380 T	ted 32 0Ced1 6/486	-bit r ure (o onl	egis ∋xit Y	ter de	estina				
LEAV	Ē	80 o	th gh-le 186/: D	e req vel 286/ I	ues orc 38 T	ted 32 0Cedi 6/486 s	-bit r ure (o onl	egis ∋xit Y	ter de	estina				
LEAV	Ē	80 0	th gh-le 186/: D Cloce	e req vel 286/ I	ues OrC 380 T	ted 32 0Cedi 6/486 s	-bit r ure e o onl z on	egis Əxit Y A	ter de	estina				

LGDT/LIDT

0000

Load global/interrupt descriptor table register 80286/386/486 protected mode only

		0	D	I	Т	s	z	A	P	с			
Opcode	Instruction			Clock	s	I	Descript	ion					
			486	386	286								
0F 01 /2	LGDT m16&3	32	11	11	11	I	Load m	into glo	bal de	scriptor t	able reg	gister	
0F 01 /3	LIDT m16&32	2	11	11	12	I	Load m	into int	errupt (descripto	r table i	register	

The LGDT and LIDT instructions load a linear base address and limit value from a six-byte data operand in memory into the GDTR or IDTR, respectively. If a 16-bit operand is used with LGDT or LIDT, the register is loaded with a 16-bit limit and a 24-bit base, and the high-order 8 bits of

the 6-byte data operand are not used. If a 32-bit operand is used, a 16-bit limit and a 32-bit base is loaded; the high-order 8 bits of the 6-byte operand are used as high-order base address bits.

The SGDT and SIDT instructions always store into all 48 bits of the 6-byte data operand. With the 80286, the upper 8 bits are undefined after SGDT or SIDT is executed. With the 386, the upper 8 bits are written with the high-order 8 address bits, for both a 16-bit operand and a 32-bit operand. If LGDT or LIDT is used with a 16-bit operand to load the register stored by SGDT or SIDT, the upper 8 bits are stored as zeros.

LGDT and LIDT appear in operating system software; they are not used in application programs. They are the only instructions that directly load a linear address (i.e., not a segment relative address) in 386 protected mode.

LGS LSS LFS			ull poir S/LFS		nd i480	5 on	ly	
LDS LES	c	D D	IT	S	ZA	P	с	
Opcode	Instruction		Clocks			Desc	ription	
		486	386	286	86			
C5 /r	LDS r16,m16:16	6/12	7,pm=22	7,pm=21	16+EA	Load	DS:r16	with pointer from memory
C5 /r	LDS r32,m16:32	2 6/12	7,pm=22			Load	DS:r32	with pointer from memory
0F B2 /r	LSS r16,m16:16	6/12	7,pm=22			Load	SS:r16	with pointer from memory
0F B2 /r	LSS r32,m16:32	2 6/12	7,pm=22			Load	SS:r32	with pointer from memory
C4 /r	LES r16,m16:16	6/12	7,pm=22	7,pm=21	16+EA	Load	ES:r16	with pointer from memory
C4 /r	LES r32,m16:32	2 6/12	7,pm=22			Load	ES:r32	with pointer from memory
0F B4 /r	LFS r16,m16:16		7,pm=25			Load	FS:r16	with pointer from memory
0F B4 /r	LFS r32,m16:32	2 6/12	7,pm=25			Load	FS:r32	with pointer from memory
0F B5 /r	LGS r16,m16:16		7,pm=25					with pointer from memory
0F B5 /r	LGS r32,m16:32	2 6/12	7,pm=25			Load	GS:r32	with pointer from memory

These instructions read a full pointer from memory and store it in the selected segment register: register pair. The full pointer loads 16 bits into the segment register SS, DS, ES, FS, or GS. The other register loads 32 bits if the operand-size attribute is 32 bits, or loads 16 bits if the operand-size attribute is 16 bits. The other 16- or 32-bit register to be loaded is determined by the r16 or r32 register operand specified.

When an assignment is made to one of the segment registers, the de-scriptor is also loaded into the segment register. The data for the register is obtained from the descriptor table entry for the selector given.

A null selector (values 0000-0003) can be loaded into DS, ES, FS, or GS registers without causing a protection exception. (Any subsequent reference to a segment whose corresponding segment register is loaded with a null selector to address memory causes a #GP(0) exception. No memory reference to the segment occurs.)

LLDT			Load local descriptor table register 80286/386/486 protected mode only											
		0	D	I T	S	Z	A	P	с					
Opcode	Instruction		Clock	s	Descrip	otion								
		486	386	286										
0F 00 /2	LLDT r/m 16	11/11	20	17/19	Load se	elector	r/m16 i	nto LD	TR					

LLDT loads the local descriptor table register (LDTR). The word operand (memory or register) to LLDT should contain a selector to the global descriptor table (GDT). The GDT entry should be a local descriptor table. If so, then the LDTR is loaded from the entry. The descriptor registers DS, ES, SS, FS, GS, and CS are not affected. The LDT field in the task state segment does not change.

The selector operand can be 0; if so, the LDTR is marked invalid. All descriptor references (except by the LAR, VERR, VERW or LSL instructions) cause a #GP fault.

LLDT is used in operating system software; it is not used in application programs.

LMSW	,	Load machine status word 80286/386/486 protected mode only										
		0	D	I	Т	S	Z	A	P	С		
Opcode	Instruction			Clocks		Desc	cription					
0F 01 /6	LMSW r/m 1	16	<u>486</u> 13/13	<u>386</u> 10/13	<u>286</u> 3/6	Load	1 r/m 16	into m	nachine	status word		

LMSW loads the machine status word (part of CR0) from the source operand. This instruction can be used to switch to protected mode; if so, it must be followed by an intrasegment jump to flush the instruction queue. LMSW will not switch back to real address mode.

LMSW is used only in operating system software. It is not used in application programs.

- _' _____ ر ـ

LOCK	-	As	Assert LOCK# signal prefix											
		0	D	I	Т	S	Z	A	P	с				
Opcode	Instruction		Clock	s		0	Description							
		486	386	286	86									
F0	LOCK	1	0	0	2	2 Assert LOCK# signal for the next instruction								

The LOCK prefix causes the LOCK# signal of the CPU to be asserted during execution of the instruction that follows it. In a multiprocessor environment, this signal can be used to ensure that the CPU has exclusive use of any shared memory while LOCK# is asserted. The read-modify-write sequence typically used to implement test-and-set on the 386 is the BTS instruction.

On the 386 and i486, the LOCK prefix functions only with the following instructions:

BT, BTS, BTR, BTC	mem, reg/imm
XCHG	reg, mem
XCHG	mem, reg
ADD, OR, ADC, SBB,	mem, reg/imm
AND, SUB, XOR	-
NOT, NEG, INC, DEC	mem

An undefined opcode trap will be generated if a LOCK prefix is used with any instruction not listed above.

XCHG always asserts LOCK # regardless of the presence or absence of the LOCK prefix.

The integrity of the LOCK is not affected by the alignment of the memory field. Memory locking is observed for arbitrarily misaligned fields.

Locked access is not assured if another CPU processor is executing an instruction concurrently that has one of the following characteristics:

- Is not preceded by a LOCK prefix.
- Is not one of the instructions in the preceding list.
- Specifies a memory operand that does not exactly overlap the destination operand. Locking is not guaranteed for partial overlap, even if one memory operand is wholly contained within another.

	В			ng oj 386 c			only		
LODS	••	0	DI	гт	S	Z	A	P	с
Opcode	Instruction		Clock	s		Desc	ription		
		486	386	286	86				
AC	LODS m18	5	5	5	12	Load	byte [(E)SI] ir	nto AL
AD	LODS m16	5	5	5	12	Load	word [(É)SI] i	into AX
AD	LODS m32	5	5			Load	dword	[(E)SI]	into EAX
AC	LODSB	5	5	5	12	Load	byte D	S:[(E)	SI] into AL
AD	LODSW	5	5	5	12	Load	word [DS:[(E)	SI] into AX
AD	LODSD5	5				Load	dword	DS:[(E	E)SI] into EAX

LODS loads the AL, AX, or EAX register with the memory byte, word, or doubleword at the location pointed to by the source-index register. After the transfer is made, the source-index register is automatically advanced. If the direction flag is 0 (CLD was executed), the source index increments; if the direction flag is 1 (STD was executed), it decrements. The increment or decrement is 1 if a byte is loaded, 2 if a word is loaded, or 4 if a doubleword is loaded.

If the address-size attribute for this instruction is 16 bits, SI is used for the source-index register; otherwise the address-size attribute is 32 bits, and the ESI register is used. The address of the source data is determined solely by the contents of ESI/SI. Load the correct index value into SI before executing the LODS instruction. LODSB, LODSW, LODSD are synonyms for the byte, word, and doubleword LODS instructions.

LODS can be preceded by the REP prefix; however, LODS is used more typically within a LOOP construct, because further processing of the data moved into EAX, AX, or AL is usually necessary.

LOOP LOOP control with CX counter LOOPcond Loop control with CX/ECX counter (386 and i486 only)

		0	D	I	Т	s	Z	A	P	С		
Opcode	Instruction		Clo	cks				Descrip	otion			
		486	386	3	286	86						
E2 cb	LOOP rel8	2,6	11+	m	8,noj=4	17,n	oj=5	DEC C	ount; j	ump short	if Count	0
E1 cb	LOOPE rel8	9,6	11+	⊦m	8,noj=4	18,n	oj=6	DEC C	ount; j	ump short	if Count	0 and ZF=
E1 cb	LOOPZ rel8	9,6	11+	m	8,noj=4	18,n	oj=6	DEC C	ount; j	ump short	if Count	0 and ZF=
E0 cb	LOOPNE rel8	9,6	11+	m	8,noj=4	19,n	oj=5	DEC C	ount; j	ump short	if Count	0 and ZF=
E0 cb	LOOPNZ rel8	9,6	11+	-m	8,noj=4	19,n	oj=5	DEC C	ount; j	ump short	t if Count	0 and ZF=

LOOP decrements the count register without changing any of the flags. Conditions are then checked for the form of LOOP being used. If the conditions are met, a short jump is made to the label given by the operand to LOOP. If the address-size attribute is 16 bits, the CX register is used as the count register; otherwise the ECX register is used (386 only). The operand of LOOP must be in the range from 128 (decimal) bytes before the instruction to 127 bytes ahead of the instruction.

The LOOP instructions provide iteration control and combine loop index management with conditional branching. Use the LOOP instruction by loading an unsigned iteration count into the count register, then code the LOOP at the end of a series of instructions to be iterated. The destination of LOOP is a label that points to the beginning of the iteration.

LSL

Load segment limit 80286/386/486 protected mode only

O D I T S Z A P C

Opcode	de Instruction Clocks				Description
		486	386	286	
0F 03 /r	LSL r16,r/m16	10/10	pm=20/21	14/16	Load: r16←segment limit, selector r/m16 (byte granular)
0F 03 /r	LSL r32,r/m32	10/10	pm=20/21		Load: r32←segment limit, segment limit, selector r/m32 (byte granular)
0F 03 /r	LSL r16,r/m16	10/10	pm=25/26	14/16	Load: r16←segment limit, segment limit, selector r/m16 (page granular)
0F 03 /r	LSL r32,r/m32	10/10	pm=26/26		Load: r32 - segment limit selector r/m32 (page granular)

The LSL instruction loads a register with an unscrambled segment limit, and sets ZF to 1, provided that the source selector is visible at the CPL weakened by RPL, and that the descriptor is a type accepted by LSL. Otherwise, ZF is cleared to 0, and the destination register is unchanged. The segment limit is loaded as a byte granular value. If the descriptor has a page granular segment limit, LSL will translate it to a byte limit before loading it in the destination register (shift left 12 the 20-bit "raw" limit from descriptor, then OR with 00000FFFH).

The 32-bit forms of this instruction store the 32-bit byte granular limit in the 16-bit destination register.

Code and data segment descriptors are valid for LSL.

LTR				task r /386/4	•			ted	moc	de only	Ý
		0	D	I	т	s	Z	A	P	с	
Opcode	Instruction		C	Clocks			Descri	ption			
0F 00 /3	LTR r/m16	<u>486</u> 20/2		86 m=23/27	<u>28</u> 17	<u>36</u> 7/19	Load I	EA wor	d into t	ask registe	r

じ つ し し

0000000

LTR loads the task register from the source register or memory location specified by the operand. The loaded task state segment is marked busy. A task switch does not occur.

LTR is used only in operating system software; it is not used in application programs.

MOV		Move data											
		0	D	I	т	s	z	A	I	>	с		
Opcode	Instruction			Cloc	ks				Desc	riptic	n		
			486	386		286	86						
88 /r	MOV r/m8,r8		1	2/2		2/3	2/9+EA		Move	byte	e register into r/m byte		
89 /r	MOV r/m16,r16	;	1	2/2		2/3	2/9+EA		Move	wor	rd register into r/m word		
89 /r	MOV r/m32,r32	2	1	2/2					Move	dwo	ord register to r/m dword		
8A /r	MOV r8,r/m8		1	2/4		2/5	2/8+EA		Move	r/m	byte into byte register		
8B /r	MOV r16,r/m16	;	1	2/4		2/5	2/8+EA		Move	r/m	word into word register		
8B /r	MOV r32,r/m32		1	2/4					Move	r/m	dword into dword register		
8C /r	MOV r/m16,Sre	g	3/3	2/2		2/3	2/9+EA		Move	seg	ment register to r/m regist		
8D /r	MOV Sreg,r/m1	6	3/9	2/5,p 1/19		2/5,pm= 17/19	2/8+EA		Move	r/m	word to segment register		
A0	MOV AL, moffs8	3	1	4		5	10		Move	byte	e at (seg:offset) to AX		
A1	MOV AX, moffs	16	1	4		5	10		Move	wor	rd at (seg:offset) to AX		
A1	MOV EAX, moff	s32	1	4					Move	dwo	ord at (seg:offset) to EAX		
A2	MOV moffs8,Al	-	1	4		3	10		Move	AL	to (seg:offset)		
A3	MOV moffs16,A	٨X	1	2		3	10		Move	AX	to (seg:offset)		
A3	MOV moffs32,E	AX	1	2					Move	EA	X to (seg:offset)		
B0+ rb	MOV reg8,imm	8	1	2		2	4		Move	imn	nediate byte to register		
B8+ rw	MOV reg16,imr	n16	1	2		2	4		Move	imn	nediate word to register		
B8+rd	MOV reg32,imr	n32	1	2					Move	imn	nediate dword to register		
C6	MOV r/m8,imm	8	1	2/2		2/3	4/10+E/	A	Move	imn	nediate byte to r/m byte		
C7	MOV r/m16,imr	n16	1	2/2		2/3	4/10+E/	A	Move	imn	nediate word to r/m word		
C7	MOV r/m32,imr	n32	1	2/2					Move	imn	nediate dword to r/m dword		

MOV copies the second operand to the first operand.

If the destination operand is a segment register (DS, ES, SS, etc.), then data from a descriptor is also loaded into the register. The data for the register is obtained from the descriptor table entry for the selector given. A null selector (values 0000-0003) can be loaded into DS and ES registers

without causing an exception; however, use of DS or ES causes a #GP(0), and no memory reference occurs.

~ •

ſ

A MOV into SS inhibits all interrupts until after the execution of the next instruction (which is presumably a MOV into eSP).

MOV	Move to/fron
	386 and i486

m special registers only

	0	D	I	Т	S	Z	A	P	с
Opcode	Instruction			Clo	ocks	De	escriptio	n	
				486	386				
0F 22 /r	MOV,CR0,r32			16	—	М	ove (reg	gister) t	to (control register)
0F 20 /r	MOV r32,CR0	/CR2/CR	3	4	6	Mo	ove (co	ntrol re	gister) to (register)
0F 22 /r	MOV CR0/CR	2/CR3,r3	2	4	10/4/5				
0F 21 /r	MOV r32,DR0	- 3		10	22	Me	ove (de	bug reg	gister) to (register)
0F 21 /r	MOV r32,DR6	/DR7		10	14	Mo	ove (de	bug reg	gister) to (register)
0F 23 /r	MOV DR0 -3,	32		11	22	M	ove (reg	gister) f	to (debug register)
0F 23 /r	MOV DR6/DR	7,r32		11	16	Mo	ove (reg	gister) t	to (debug register)
0F 24 /r	MOV r32,TR6	/TR7		4	12	Mo	ove (tes	st regis	ter) to (register)
0F 26 /r	MOV TR6/TR	7,r32		4	12	Mo	ove (reg	gister) t	to (test register)
0F 24 /r	MOV r32,TR3				3	M	ove (reg	gisters)	to (test register3)

These forms of MOV store or load the following special registers in or from a general-purpose register:

- Control Registers CRO, CR2, and CR3
- Debug Registers DRO, DR1, DR2, DR3, DR6, and DR7
- Test Registers TR3, TR4, TR5, TR6, and TR7

32-bit operands are always used with these instructions, regardless of the operand-size attribute.

MOV: MOV: MOV:		Move data from string to string MOVSD 386 and i486 only												
MOV		0	D	I	т	S	Z	A	P	С				
Opcode	Instruction			С	locks			Desc	ription					
			48	3 3	86	286	86							
A4	MOVS m8,m8	3	7	7		5	18	Move	e byte	[(E)SI] to ES:[(E)DI]				
A5	MOVS m16,m	116	7	7		5	18	Move	e word	[(E)SI] to ES:[(E)DI]				
A5	MOVm32,m3	2	7	7				Move	e dword	(E)SI] to ES:[(E)DI]				
A4	MOVSB		7	7		5	18	Move	e byte l	DS:[(E)SI] to ES:[(E)DI]				
A5	MOVSW		7	7		5	18	Move	e word	DS:[(E)SI] to ES:[(E)DI]				
A5	MOVSD		7	7				Move	e dword	d DS:[(E)SI] to ES:[(E)DI]				

MOVS copies the byte or word at [(E)SI] to the byte or word at ES: [(E)DI]. The destination operand must be addressable from the ES register; no segment override is possible for the destination. A segment override can be used for the source operand; the default is DS.

The addresses of the source and destination are determined solely by the contents of (E)SI and (E)DI. Load the correct index values into (E)SI and (E)DI before executing the MOVS instruction. MOVSB, MOVSW, and MOVSD are synonyms for the byte, word, and doubleword MOVS instructions.

After the data is moved, both (E)SI and (E)DI are advanced automatically. If the direction flag is 0 (CLD was executed), the registers are incremented; if the direction flag is 1 (STD was executed), the registers are decremented. The registers are incremented or decremented by 1 if a byte was moved, 2 if a word was moved, or 4 if a doubleword was moved.

MOVS can be preceded by the REP prefix for block movement of CX bytes or words. Refer to the REP instruction for details of this operation.

MOVS	x				sign 86 oi		tenc	k			
		0	D	I	т	s	Z	A	P	с	
Opcode	Instruct	ion		CI	ocks	0)escript	ion			
				486	386						
0F BE /r	MOVSX	(r16,r/r	n8	3/3	3/6	N	love by	te to w	ord wit	h sign extend	
0F BE /r	MOVSX	(r32,r/i	n8	3/3	3/6	٨	love by	te to d	word	-	
0F BE /r	MOVSX	(r32,r/r	n16	3/3	3/6	N	love w	ord to o	tword		

MOVSX reads the contents of the effective address or register as a byte or a word, sign-extends the value to the operand-size attribute of the instruction (16 or 32 bits), and stores the result in the destination register.

MOVZX

Move with zero-extend

386 and i486 only

		0	D	I	т	s	z	A	P	с		
Opcode	Instruction		с	Clocks			Description					
				486	386							
0F B6 /r	MOVZX	r16,r/m	8	3/3	3/6	М	ove by	te to w	ord wit	n zero ex	tend	
0F B6 /r	MOVZX	r32,r/m	8	3/3 3/6		Μ	Move byte to dword					
0F B7 /r	MOVZX	r32,r/m	16	3/3	3/6	Μ	ove wo	ord to d	word			

0000 رز MOVZX reads the contents of the effective address or register as a byte or a word, zero extends the value to the operand-size attribute of the instruction (16 or 32 bits), and stores the result in the destination register.

MUL		Unsigned multiplication of AL or AX													
		0	D	I	т	s	z	А	Р	с					
		*				?	?	?	?	*					
Opcode	Instruction			Clock	5						Description				
		486		386		286	86								
F6 /4	MUL r/m8	13/18,	13/18	9-14/	12-17	13/16	70-7	7/76-83	3+EA		Unsigned multiply (AX [(AL 8 r/m byte)				
F7 /4	MUL r/m16	13/26,	13/26	9-22/	12-25	21/24	118-	113/12	4-139+	EA	(DX:AX[AX * r/m word]				
F7 /4	MUL r/m32	13/42,	13/42	9-38/	12-41						Unsigned multiply (EDX: EAX[EAX * r/m dword)				

MUL performs unsigned multiplication. Its actions depend on the size of its operand, as follows:

- A byte operand is multiplied by AL; the result is left in AX. The carry and overflow flags are set to 0 if AH is 0; otherwise, they are set to 1.
- A word operand is multiplied by AX; the result is left in DX: AX. DX contains the high-order 16 bits of the product. The carry and overflow flags are set to 0 if DX is 0; otherwise, they are set to 1.
- A doubleword operand is multiplied by EAX and the result is left in EDX:EAX. EDX contains the high-order 32 bits of the product. The carry and overflow flags are set to 0 if EDX is 0; otherwise, they are set to 1 (386 only).

NEG Two's complement negation													
		0	D	I	т	s	z	A	P	с			
		*				*	*	*	*	*			
Opcode	Instruction		Clo	ocks				Descrip	tion				
		486	386	6 3	286	86							
F6 /3	NEG r/m8	1/3	2/6		2/7	3/16+E	4	Two's c	ompler	nent neg	ate r/m by	/te	
F7 /3	NEG r/m16	1/3	2/6	; ;	2/7	3/16+E	4	Two's c	ompler	nent neg	ate r/m w	ord	
F7 /3	NEG r/m32	1/3	2/6	5				Two's c	ompler	nent neg	ate r/m dv	vord	

NEG replaces the value of a register or memory operand with its two's complement. The operand is subtracted from zero, and the result is placed in the operand.

The carry flag is set to 1, unless the operand is zero, in which case the carry flag is cleared to 0.

Ć

NOP		No operation													
		0	D	I	Т	S	z	A	P	С					
Opcode	Instruction		CI	ocks			De	scriptio	n						
90	NOP	<u>486</u> 1	<u>38</u> 3	86	<u>286</u> 3	86 3	No	operat	ion						

NOP performs no operation. NOP is a one-byte instruction that takes up space but affects none of the machine context except (E)IP.

NOP is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.

One's complement negation

		0	D	I	r s	z	A	P	с		
Opcode	Instruction		Cloc	٨S		D	escript	on			
		486	386	286	86				<u>.</u>		
F6 /2	NOT r/m8	1/3	2/6	2/7	3/16+EA	R	everse	each b	oit of r/m by	te	
F7 /2	NOT r/m16	1/3	2/6	2/7	3/16+EA	R	everse	each b	oit of r/m wo	rd	
F7 /2	NOT r/m32	1/3	2/6	2/7		R	everse	each b	oit of r/m dw	ord	

NOT inverts the operand; every 1 becomes a 0, and vice versa.

			\sim \sim
Loaical	Incil	JSIVE	OK.

1/3

1/3

1/3

1/3

1/3

1/3

1/3

1/2

1/2

1/2

2/7

2/7

2/7

2/7

2/6

2/6

2/6

2/7

2/7

2/7

3/7

2/7

2/7

2/7

2/7

_											
c)	D	гл	s s	z	A	P	с			
C)			*	*	?	*	0			
truction			Clock	s			Descript	ion			
		486	386	286	86						
AL,imm8		1	2	3	4		OR imm	ediate	byte to Al	-	
AX,imm16		1	2	3	4		OR imm	ediate	word to A	Х	
EAX,imm32	2	1	2				OR imm	ediate	dword to I	EAX	
r/m8,imm8		1/3	2/7	3/7	4/17+EA		OR imm	ediate	byte to r/r	n byte	

4/17+EA

3/16+EA

3/16+EA

3/9+EA

3/9+EA

OR immediate word to r/m word

with r/m word

with r/m dword

OR immediate dword to r/m dword OR sign-extended immediate byte

OR sign-extended immediate byte

OR byte register to r/m byte

OR word register to r/m word

OR byte register to r/m byte

OR word register to r/m word

OR dword register to r/m word

OR dword register to r/m dword

<i>ل</i> د. ب
()
·
<u>()</u>
с. Л. —
-)
/
()
-
3
\mathbb{C}
\mathbb{D}
\mathbb{C}
~~ <u>`</u>
\cup
- :
<u> </u>
()
·/
\mathbb{C}
· ***
- 'j
<u> </u>
5
()
\Box
\bigcirc
~ >
\bigcirc
$\hat{}$
ر بند م
γ

00000000000000000

NOT

OR

Opcode

0C ib

0D iw

0D id 80 /1 ib

81 /1 iw

81 /1 id

83 /1 ib

83 /1 ib

08 /r

09 /r

09 /r

0A /r

0B /r

0B /r

Inst

OR

OR OR

OR r/m8,imm8

OR r/m16.imm16

OR r/m32,imm32

OR r/m16,imm8

OR r/m32,imm8

OR r/m8,r8

OR r/m16,r16

OR r/m32,r32

OR r16,r/m16

OR r32,r/m32

OR r8.r/m8

OR computes the inclusive OR of its two operands and places the result in the first operand. Each bit of the result is 0 if both corresponding bits of the operands are 0; otherwise, each bit is 1.

OUT		Output to port												
		0	D	I	т	S	Z	A		P	с			
Opcode	Instruction					Cloc	ks					Description		
		48	36			386			286		86			
E6 ib	OUT imm8,AL	16	5,pm=11	*/31**	,vm=29	10,pr	m=4*/2	4**	3		<u>86</u> 10	Output byte AL to immediate port number		
E7 ib	OUT imm8,AX	16	6,pm=11	1*/31**	,vm=29	10,pr	n=4*/2	4**	3		10	Output word AX to immediate port number		
E7 ib	OUT imm8,EAX	16	6,pm=11	1*/31**	,vm=29	10,pi	n=4*/2	5**				Output dword EAX to immediate port number		
EE	OUT DX,AL	16	6,pm=11	1*/31**	,vm=29	11,pr	m=5*/2	5**	3	4	8	Output byte AL to port number in DX		
EF	OUT DX,AX	16	6,pm=11	1*/31**	,vm=29	11,pi	n=5*/2	5**	3	1	8	Output word AX to port number in DX		
EF	OUT DX,EAX	16	6,pm=11	1*/31**	,vm=29	11,pi	m=5*/2	5**				Output dword EAX to port number in DX		
* If CPL ≤ ** If CPL	≤ IOPL > IOPL or if in vi	tual 8	3086 mo	de										

~

Ć

OUT transfers a data byte or data word from the register (AL, AX, or EAX) given as the second operand to the output port numbered by the first operand. Output to any port from 0 to 65535 is performed by placing the port number in the DX register and then using an OUT instruction with DX as the first operand. If the instruction contains an eight-bit port ID, that value is zero-extended to 16 bits.

OUTS	Output string to port
OUTSB	OUTS/OUTSB/OUTSW 80186/286/386/486 only
OUTSW OUTSD	OUTSD 386 and i486 only

ODITS

Opcode	Instruction		Clocks		Description
		486	386	286	
6E	OUTS DX,r/m8	17,pm=10*/32**,vm=30	14,pm=8*/28**	5	Output byte [(E)SI] to port in DX
6F	OUTS DX,r/m16	17,pm=10*/32**,vm=30	14,pm=8*/28**	5	Output word [(E)SI] to port in DX
6F	OUTS DX,r/m32	17,pm=10*/32**,vm=30	14,pm=8*/28**		Output dword [(E)SI] to port in DX
6E	OUTSB	17,pm=10*/32**,vm=30	14,pm=8*/28**	5	Output byte DS:[(E)SI] to port in DX
6F	OUTSW	17,pm=10*/32**,vm=30	14,pm=8*/28**	5	Output word DS:[(E)SI] to port number in DX

Z A

P

С

Opcode	Instruction		Clocks		Description
6F	OUTSD	<u>486</u> 17,pm=10*/32**,vm=30	<u>386</u> 14,pm=8*/28**	<u>286</u>	Output dword DS:[(E)SI] to port in DX

OUTS transfers data from the memory byte, word, or doubleword at the source-index register to the output port addressed by the DX register. If the address-size attribute for this instruction is 16 bits, SI is used for the source-index register; otherwise, the address-size attribute is 32 bits, and ESI is used for the source-index register.

OUTS does not allow specification of the port number as an immediate value. The port must be addressed through the DX register value. Load the correct value into DX before executing the OUTS instruction.

The address of the source data is determined by the contents of sourceindex register. Load the correct index value into SI or ESI before executing the OUTS instruction.

After the transfer, source-index register is advanced automatically. If the direction flag is 0 (CLD was executed), the source-index register is incremented; if the direction flag is 1 (STD was executed), it is decremented. The amount of the increment or decrement is 1 if a byte is output, 2 if a word is output, or 4 if a doubleword is output.

OUTSB, OUTSW, and OUTSD are synonyms for the byte, word, and doubleword OUTS instructions. OUTS can be preceded by the REP prefix for block output of CX bytes or words. Refer to the REP instruction for details on this operation.

POP

Pop a word from the stack

		0	D	I	т	s	z	A	Р	С
Opcode	Instruction		Clo	cks					Descrip	tion
		486	386	5	286		86			
8F /0	POP m16	6	5	-	5		17+E/	٩	Pop top	of stack into memory word
8F /0	POP m32	6	5						Pop top	of stack into memory dword
58+rw	POP r16	4	4		5		8		Pop top	of stack into word register
58+rd	POP r32	4	4						Pop top	of stack into dword register
1F	POP DS	3	7,p	m=21	5,pm	1=20	8		Pop top	of stack into DS
07	POP ES	3	7,p	m=21	5,pm	1=20	8		Pop top	of stack into ES
17	POP SS	3	7,p	m=21	5,pm	I=20	8		Pop top	of stack into SS
0F A1	POP FS	3	7,p	m=21					Pop top	of stack into FS
0F A9	POP GS	3	7,p	m=21					Pop top	of stack into GS

POP replaces the previous contents of the memory, the register, or the segment register operand with the word on the top of the stack, addressed by SS:SP (address-size attribute of 16 bits) or SS:ESP (address-size attribute of 32 bits). The stack pointer SP is incremented by 2 for an operandsize of 16 bits or by 4 for an operand-size of 32 bits. It then points to the new top of stack.

POP CS is not an instruction. Popping from the stack into the CS register is accomplished with a RET instruction.

If the destination operand is a segment register (DS, ES, FS, GS, or SS), the value popped must be a selector. In protected mode, loading the selector initiates automatic loading of the descriptor information associated with that selector into the hidden part of the segment register; loading also initiates validation of both the selector and the descriptor information.

ć

A null value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a protection exception. An attempt to reference a segment whose corresponding segment register is loaded with a null value causes a #GP(0) exception. No memory reference occurs. The saved value of the segment register is null.

A POP SS instruction inhibits all interrupts, including NMI, until after execution of the next instruction. This allows sequential execution of POP SS and POP ESP instructions without danger of having an invalid stack during an interrupt. However, use of the LSS instruction is the preferred method of loading the SS and eSP registers.

Note: Turbo Assembler extends the syntax of the POP instruction to facilitate popping multiple items in sequence. The items popped can include any legal POP value, including registers, immediate values, and memory locations. This feature does not actually affect the code generated.

POPA POPA		PC	p all)PA)PAD	8018	6/2	86/	386/	486		1	
		0	D	I	т	s	z	A	P	с	
Opcode	Instruction		Clock	s	De	scripti	on				
		486	386	286							
61	POPA	9	24	19	Po	p DI					
61	POPAD	9	24		Po	p EDI					

POPA pops the eight 16-bit general registers. However, the SP value is discarded instead of loaded into SP. POPA reverses a previous PUSHA, restoring the general registers to their values before PUSHA was executed. The first register popped is DI.

POPAD pops the eight 32-bit general registers. The ESP value is discarded instead of loaded into ESP. POPAD reverses the previous PUSHAD, restoring the general registers to their values before PUSHAD was executed. The first register popped is EDI.

POPF POPF			Pop from stack into FLAGS or EFLAGS register POPFD 386 and i486 only										
		0	D *	I *	T *	s *	Z *	A *	P *	С *			
Opcode	Instruction	-		Clocks				cription				_	
9D 9D	POPF POPFD	<u>486</u> 9,pm 9,pm	=6 5		<u>286</u> 5	<u>86</u> 8		top of s top of s		LAGS Ito EFLAG	S		

POPF/POPFD pops the word or doubleword on the top of the stack and stores the value in the flags register. If the operand-size attribute of the instruction is 16 bits, then a word is popped and the value is stored in FLAGS. If the operand-size attribute is 32 bits, then a doubleword is popped and the value is stored in EFLAGS.

Note that bits 16 and 17 of EFLAGS, called VM and RF, respectively, are not affected by POPF or POPFD.

The I/O privilege level is altered only when executing at privilege level 0. The interrupt flag is altered only when executing at a level at least as privileged as the I/O privilege level. (Real-address mode is equivalent to privilege level 0.) If a POPF instruction is executed with insufficient privilege, an exception does not occur, but the privileged bits do not change.

PUSH Push operand onto the stack

		0	D	I	т	S	Z	A	P	С	
Opcode	Instruction			Clocks			De	escripti	on		
opcode		48	6	386	286	86		Joonpu			
FF /6	PUSH m16	4	<u> </u>	5	5	16+EA	Pu	ish me	mory v	vord	
FF /6	PUSH m32	4		5			Pu	ish me	mory d	word	
50+ /r	PUSH r16	1		2	3	11	Ρι	ish reg	ister w	ord	
50+ /r	PUSH r32	1		2			Ρι	ish reg	ister d	word	
6A	PUSH imm8	1		23			Ρι	ısh imr	nediate	e byte	
68	PUSH imm16	1		2	3		Ρι	ısh imr	nediate	e word	
68	PUSH imm32	1		2			Ρu	ısh imr	nediate	e dword	
0E	PUSH CS	3		2	3	10	Ρι	ish CS			
16	PUSH SS	3		2	3	10	Рι	ish SS			
1E	PUSH DS	3		2	3	10	PL	ish DS			
06	PUSH ES	3		2		10	Ρι	ish ES			
0F A0	PUSH FS	3		2			Ρι	ish FS			
0F A8	PUSH GS	3		2			Pu	ush GS	i		

PUSH decrements the stack pointer by 2 if the operand-size attribute of the instruction is 16 bits; otherwise, it decrements the stack pointer by 4. PUSH then places the operand on the new top of stack, which is pointed to by the stack pointer.

The 386 PUSH eSP instruction pushes the value of the eSP as it existed before the instruction. The 80286 PUSH SP instruction also pushes the value of SP as it existed before the instruction. This differs from the 8086, where PUSH SP pushes the new value (decremented by 2).

C

Ć

Note: Turbo Assembler extends the syntax of the PUSH instruction to facilitate pushing multiple items in sequence. The items pushed can include any legal PUSH value, including registers, immediate values, and memory locations. This feature does not actually affect the code generated. In addition, the PUSH instruction allows constant arguments even when generating code for the 8086 processor. Such instructions are replaced in the object code by a 10-byte sequence that simulates the 80186/286/386 PUSH immediate value instruction.

PUSH. PUSH.		PU	SHA	ll ger 801 D 38	86/	286/	/386	/486		y		
		0	D	I	Т	S	Z	A	P	с		
Opcode	Instruction		Clock	s	De	escriptio	n					
		486	386	286								
60	PUSHA	11	18	17	Pι	ish AX,	CX,DX	,BX,ori	ginal S	P,BP,SI		
60	PUSHAD	11	18		Ρι	ish EA)	(,ECX,	EDX,E	ΒX			

PUSHA and PUSHAD save the 16-bit or 32-bit general registers, respectively, on the stack. PUSHA decrements the stack pointer (SP) by 16 to hold the eight word values. PUSHAD decrements the stack pointer (ESP) by 32 to hold the eight doubleword values. Because the registers are pushed onto the stack in the order in which they were given, they appear in the 16 or 32 new stack bytes in reverse order. The last register pushed is DI or EDI.

PUSH PUSH	-		Push flags register onto the stack PUSHFD 386 and i486 only										
		0 1) I	т	S	Z	A	P	с				
Opcode	Instruction		Clock	s		Desc	ription						
		486	386	286	86								
9C	PUSHF	4,pm=3	4	3	10	Push	n FLAG	iS					
9C	PUSHFD	4,pm=3	4			Push	I EFLA	GS					

PUSHF decrements the stack pointer by 2 and copies the FLAGS register to the new top of stack; PUSHFD decrements the stack pointer by 4, and the 386 EFLAGS register is copied to the new top of stack which is pointed to by SS:eSP.

2) 2) ن رت -- -_) _) 2) ___ 0) 2) \bigcirc 00000000 Ó 00000000000

ο *

Instruction

RCL r/m8,1

RCL r/m8,CL

RCL r/m16,1

RCL r/m16,CL

RCL r/m16,

RCL r/m32,1

RCL r/m32,CL

RCL r/m32.

RCR r/m8,1

RCR r/m8,CL

RCR r/m16,1

RCR r/m16.CL

RCR r/m16,

RCR r/m32,1

RCR r/m32,CL

RCR r/m32.

ROL r/m8.1

ROL r/m8,CL

ROL r/m16,1

ROL r/m16,CL

ROL r/m16.

imm8

ROL r/m8, imm8 2/4

imm8

imm8

C0 /3 ib RCR r/m8,imm8 8-30/9-31

imm8

imm8

RCL r/m8,imm8

RCL

RCR

ROL

ROR

Opcode

D0 /2

D2 /2

D1 /2

D3 /2

C1 /2 ib

D1 /2

D3 /2

D0 /3

D2 /3

D1 /3

D3 /3

D1 /3

D3 /3

D0 /0

D2 /0

C0 /0 ib

D1 /0

D3 /0

C1 /0 ib

C1 /3 ib

C1 /3 ib

C1 /2 ib

C0 /2 ib

Rotate

486

3/4

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

8-30/9-31

3/4

3/4

3/4

3/4

3/4

3/4

3/4

3/4

3/4

2/4

PART 4, Processor Instructions

D I т

Clocks

386

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

9/10

3/7

3/7

3/7

3/7

3/7

3/7

s

286

2/7

5/8

5/8

2/7

5/8

5/8

2/7

5/8

5/8

2/7

5/8

5/8

2/7

5/8

5/8

2/7

5/8

5/8

86 2/15+EA

8+4 per bit/(20+4

8+4 per bit/(20+4

per bit)+EA

2/15+EA

per bit)+EA

2/15+EA

per bit)+EA

2/15+EA

per bit)+EA

2/15+EA

per bit)+EA

2/15+EA

per bit)+EA

8+4 per bit/(20+4

8+4 per bit/(20+4

8+4 per bit/(20+4

8+4 per bit/(20+4

z

A

Р

С

٠

Description

left once

left CL times

Rotate 9 bits (CF,r/m byte)

Rotate 9 bits (CF,r/m byte)

Rotate 9 bits (CF,r/m byte) left imm8 times

Rotate 17 bits (CF,r/m word) left once

Rotate 17 bits (CF, r/m

Rotate 17 bits (CF.r/m

word)) left imm8 times

Rotate 33 bits (CF,r/m dword) left once Rotate 33 bits (CF,r/m

dword) left CL times

right once

right CL times

Rotate 33 bits (CF,r/m

dword) left, imm8 times

Rotate 9 bits (CF,r/m byte)

Rotate 9 bits (CF,r/m byte)

Rotate 9 bits (CF,r/m byte) right imm8 times

Rotate 17 bits (CF.r/m word) right once

Rotate 17 bits (CF,r/m

Rotate 17 bits (CF,r/m word) right imm8 times

Rotate 33 bits (CF,r/m

Rotate 33 bits (CF,r/m dword) right CL times

Rotate 33 bits (CF.r/m

dword) right imm8 times

Rotate 8 bits r/m byte left

Rotate 8 bits r/m byte left

Rotate 8 bits r/m byte left

Rotate 16 bits r/m word left

Rotate 16 bits r/m word left

Rotate 16 bit r/m word left

105

dword) right once

once

once

CL times

imm8 times

CL times

imm8 times

word) right CL times

word) left CL times

Opcode	Instruction		Clocks			Description
		486	386	286	86	
D1 /0	ROL r/m32,1	3/4	3/7			Rotate 32 bits r/m dword left once
D3 /0	ROL r/m32,CL	3/4	3/7			Rotate 32 bits r/m dword left CL times
C1 /0 ib	ROL r/m32, imm8	2/4	3/7			Rotate 32 bits r/m dword left imm8 times
D0 /1	ROR r/m8,1	3/4	3/7	2/7	2/15+EA	Rotate 8 bits r/m byte right once
D2 /1	ROR r/m8,CL	3/4	3/7	5/8	8+4 per bit/(20+4 per bit)+EA	Rotate 8 bits r/m byte right CL times
C0 /1 ib	ROR r/m8, imm8	2/4	3/7	5/8		Rotate 8 bits r/m word right imm8 times
D1 /1	ROR r/m16,1	3/4	3/7	2/7	2/15+EA	Rotate 16 bits r/m word right once
D3 /1	ROR r/m16,CL	3/4	3/7	5/8	8+4 per bit/(20+4 per bit)+EA	Rotate 16 bits r/m word right CL times
C1 /1 ib	ROR r/m16, imm8	2/4	3/7	5/8	. ,	Rotate 16 bit r/m word right imm8 times
D1 /1	ROR r/m32,1	3/4	3/7			Rotate 32 bits r/m dword right once
D3 /1	ROR r/m32,CL	3/4	3/7			Rotate 32 bits r/m dword right CL times
C1 /1 ib	ROR r/m32, imm8	2/4	3/7			Rotate 32 bits r/m dword right imm8 times


Add 1 clock to the times shown for each rotate made (80286 only).

Each rotate instruction shifts the bits of the register or memory operand given. The left rotate instructions shift all the bits upward, except for the top bit, which is returned to the bottom. The right rotate instructions do the reverse: The bits shift downward until the bottom bit arrives at the top.

For the RCL and RCR instructions, the carry flag is part of the rotated quantity. RCL shifts the carry flag into the bottom bit and shifts the top bit into the carry flag; RCR shifts the carry flag into the top bit and shifts the bottom bit into the carry flag. For the ROL and ROR instructions, the original value of the carry flag is not a part of the result, but the carry flag receives a copy of the bit that was shifted from one end to the other.

The rotate is repeated the number of times indicated by the second operand, which is either an immediate number or the contents of the CL register. To reduce the maximum instruction execution time, the 80286/386 does not allow rotation counts greater than 31. If a rotation count greater than 31 is attempted, only the bottom five bits of the rotation are used. The 8086 does not mask rotation counts. The 386 in virtual 8086 mode does mask rotation counts.

The overflow flag is defined only for the single-rotate forms of the instructions (second operand = 1). It is undefined in all other cases. For left shifts/rotates, the CF bit after the shift is XORed with the high order result bit. For right shifts/rotates, the high-order two bits of the result are XORed to get OF.



REPZ REPNE **RFPN7**

REP

REPE

D Ι т s \mathbf{z} A Р *

С

ο

REPN	Z					
Opcode	Instruction		Clocks			Description
		486	386	286	<u>86</u>	
F3 6C	REP INS r/m8,DX	16+8(E)CX, pm=10+8(E)CX*1/ 30+8(E)CX*2,VM= 29+8(E)CX	13+6*(E)CX, pm=7+6*(E)CX/ 27+6*1*(E)CX*2	5+4*CX		Input (E)CX bytes from port DX into ES:[(E)DI]
F3 6D	REP INS r/m16,DX	16+8(E)CX, pm=10+8(E)CX*1/ 30+8(E)CX*2,VM= 29+8(E)CX	13+6*(E)CX, pm=7+6*(E)CX/ 27+6*1*(E)CX*2	5+4*CX		Input (E)CX words from port DX into ES:[(E)DI]
F3 6D	REP INS r/m32,DX	16+8(E)CX, pm=10+8(E)CX*1/ 30+8(E)CX*2,VM= 29+8(E)CX	13+6*(E)CX, pm=7+6*(E)CX/ 27+6*1*(E)CX*2			Input (E)CX dwords from port DX into ES:[(E)DI]
F3 A4	REP MOVS m8,m8	5*3,13*4,12+3(E) CX*5	5+4*(E)CX	5+4*CX	9+17*CX	Move (E)CX bytes from [(E)SI] to ES:[(E)DI]
F3 A5	REP MOVS m16,m16	5*3,13*4,12+3(E) CX*5	5+4*(E)CX	5+4*CX	9+17*CX	Move (E)CX words from [(E)SI] to ES:[(E)DI]
F3 A5	REP MOVS m32,m32	5*3,13*4,12+3(E) CX*5	5+4*(E)CX			Move (E)CX dwords from [(E)SI] to ES:[(E)DI]
F3 6E	REP OUTS DX,r/m8	17+5(E)CX, pm=11+5(E)CX*1/ 31+5(E)CX*2	5+12*(E)CX, pm=6+5*(E) CX/26+5*1*(E) CX*2	5+4*CX		Output (E)CX bytes from [(E)SI] to port DX
F3 6F	REP OUTS DX,r/m16	17+5(E)CX, pm=11+5(E)CX*1/ 31+5(E)CX*2	5+12*(E)CX, pm=6+5*(E) CX/26+5*1*(E) CX*2	5+4*CX		Output (E)CX words from [(E)SI] to port DX
F3 6F	REP OUTS DX,r/m32	17+5(E)CX, pm=11+5(E)CX*1/ 31+5(E)CX*2	5+12*(E)CX, pm=6+5*(E) CX/26+5*1*(E) CX*2			Output(E)CX dwords from [(E)SI] to port DX
F2 AC	REP LODS m8	5*3,7+4(E)CX*6				Load (E)CX bytes from [(E)SI] to AL
F2 AD	REP LODS m16	5*3,7+4(E)CX*6				Load (E)CX words from [(E)SI) to AX
F2 AD	REP LODS m32	5*3,7+4(E)CX*6				Load (E)CX dwords from [(E)SI] to EAX
F3 AA	REP STOS m8	5*3,7+4(E)CX*6	5+5*(E)CX	4+3*CX	9+10*CX	Fill (E)CX bytes at ES:[(E)DI] with AL
F3 AB	REP STOS m16	5*3,7+4(E)CX*6	5+5*(E)CX	4+3*CX	9+10*CX	Fill (E)CX words at ES:[(E)DI] with AX
F3 AB	REP STOS m32	5*3,7+4(E)CX*6	5+5*(E)CX			Fill (E)CX dwords at ES:[(E)DI] with EAX
F0 40	DEDE		5 Oth	F 0111	0.00*11	Find a subscription between

5+9*N

5+9*N

5+9*N

5+9*N

9+22*N

9+22*N

REPE

CMPS m8,m8

REPE

CMPS

m16,m16

F3 A6

F3 A7

5*3,7+7(E)CX*6

5*3,7+7(E)CX*6

Find nonmatching bytes in ES:[(E)DI] and [(E)SI]

words in ES:[(E)DI] and

Find nonmatching

[(E)SI]

Opcode	Instruction		Clocks			Description
		486	386	286	86	
F3 A7	REPE CMPS m32,m32	5*3,7+7(E)CX*6	5+9*N			Find nonmatching dwords in ES:[(E)DI] and [(E)SI]
F3 AE	REPE SCAS m8	5*3,7+5(E)CX*6	5+8*N	5+8*N	9+15*N	Find non-AL byte starting at ES:[(E)DI]
F3 AF	EPE SCAS m16	5*3,7+5(E)CX*6	5+8*N	5+8*N	9+15*N	Find non-AX word starting at ES:[(E)DI]
F3 AF	REPE SCAS m32	5*3,7+5(E)CX*6	5+8*N			Find non-EAX dword starting at ES:[(E)DI]
F2 A6	REPNE CMPS m8,m8	5*3,7+7(E)CX*6	5+9*N	5+9*N	9+22*N	Find matching bytes in ES:[(E)DI] and [(E)SI]
F2 A7	REPNE CMPS m16,m16	5*3,7+7(E)CX*6	5+9*N	5+9*N	9+22*N	Find matching words in ES:[(E)DI] and [(E)SI]
F2 A7	REPNE CMPS m32,m32	5*3,7+7(E)CX*6	5+9*N			Find matching dwords in ES:[(E)DI] and [(E)SI]
F2 AE	REPNE SCAS m8	5*3,7+5(E)CX*6	5+8*N	5+8*N	9+15*N	Find AL
F2 AF	REPNE SCAS m16	5*3,7+5(E)CX*6	5+8*N	5+8*N	9+15*N	Find AX
F2 AF	REPNE SCAS m32	5*3,7+5(E)CX*6	5+8*N			Find EAX
*1 If CPL *2 If CPL *3 If (E) C *4 If (E) C *5 If (E) C *6 If (E) C	> IOPL X = 0 X = 1 X 1					

REP, REPE (repeat while equal), and REPNE (repeat while not equal) are prefixes that are applied to string operations. Each prefix causes the string instruction that follows to be repeated the number of times indicated in the count register or (for REPE and REPNE) until the indicated condition in the zero flag is no longer met.

Synonymous forms of REPE and REPNE are REPZ and REPNZ, respectively.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct.

The precise action for each iteration is as follows:

1. If the address-size attribute is 16 bits, use CX for the count register; if the address-size attribute is 32 bits, use ECX for the count register.

2. Check CX. If it is zero, exit the iteration, and move to the next instruction.

3. Acknowledge any pending interrupts.

- 4. Perform the string operation once.
- Decrement CX or ECX by one; no flags are modified. 5.

6. Check the zero flag if the string operation is SCAS or CMPS. If the repeat condition does not hold, exit the iteration and move to the next instruction. Exit the iteration if the prefix is REPE and ZF is 0 (the last comparison was not equal), or if the prefix is REPNE and ZF is one (the last comparison was equal).

Return to step 1 for the next iteration.

Repeated CMPS and SCAS instructions can be exited if the count is exhausted or if the zero flag fails the repeat condition. These two cases can be distinguished by using either the JCXZ instruction, or by using the conditional jumps that test the zero flag (JZ, JNZ, and JNE).

Return from	procedure
-------------	-----------

		0	D	I	т	S	Z	A	Ρ	С
Opcode	Instruction			Clo	ocks					Description
		48	6	38	6	28	6	86		
C3	RET	5	_	10	- +m	11	-	16		Return (near) to caller
СВ	RET	13	,pm=18		+m,pm= +m	15	,pm=25	26		Return (far) to caller, same privilege
СВ	RET	13	,pm=33	pm	1=68	55				Return (far)
C2 iw	RET imm16	5	•	10	+m	11		20		Return (near)
CA iw	RET imm16	14	,pm=17		+m,pm= +m	15	,pm=25	25		Return (far) pop imm16 bytes
CA iw	RET imm16	14	,pm=33	pm	1=68	55				Return (far)

RET transfers control to a return address located on the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL.

The optional numeric parameter to RET gives the number of stack bytes (OperandMode = 16) or words (OperandMode = 32) to be released after the return address is popped. These items are typically used as input parameters to the procedure called.

For the intrasegment (near) return, the address on the stack is a segment offset, which is popped into the instruction pointer. The CS register is unchanged. For the intersegment (far) return, the address on the stack is a long pointer. The offset is popped first, followed by the selector.

In real mode, CS and IP are loaded directly. In protected mode, an intersegment return causes the processor to check the descriptor addressed by the return selector. The AR byte of the descriptor must indicate a code segment of equal or lesser privilege (or greater or equal numeric value) than

RET

the current privilege level. Returns to a lesser privilege level cause the stack to be reloaded from the value saved beyond the parameter block.

ŗ

.

í,

(

c

The DS, ES, FS, and GS segment registers can be set to 0 by the RET instruction during an interlevel transfer. If these registers refer to segments that cannot be used by the new privilege level, they are set to 0 to prevent unauthorized access from the new privilege level.

SAHF		Store AH into Flags											
		0	D	I	т	s	z	A	P	С			
						*	*	*	*	*			
Opcode	Instruction		Clock	s		C	escript	ion					
		<u>486</u>	386	286	86								
9E	SAHF	2	3	2	4	S	tore Al	H flags	SF ZF	xx AF xx PF xx CF			

SAHF loads the flags listed above with values from the AH register, from bits 7, 6, 4, 2 and 0, respectively.

SAL	S	hift ir	nstruc	tion	S				
SAR SHL SHR	0 *	D	I	т	s *	Z *	A ?	P *	с *
Opcode	Instruction		Clock	s				De	scription
		486	386	286	86				
D0 /4	SAL r/m8.1	3/4	3/7	2/7	2/15	5+EA		Mu	ltiply r/m byte by 2
D2 /4	SAL r/m8,CL	3/4	3/7	5/8		per b bit)+E	it/(20+4 A		Itiply r/m byte by 2, CL times
C0 /4 ib	SAL r/m8,imm8	2/4	3/7	5/8	• ~	,		Mu	Itiply r/m byte by 2
D1 /4	SAL r/m16,1	3/4	3/7	2/7	2/15	5+EA			Itiply r/m word by 2
D3 /4	SAL r/m16,CL	3/4	3/7	5/8		per b bit)+E	it (20+4 A	Mu	ltiply r/m word by 2, CL times
C1 /4 ib	SAL r/m16,imm8	2/4	3/7	5/8	•	,		Mu	ltiply r/m word by 2
D1 /4	SAL r/m32,1	3/4	3/7					Mu	Itiply r/m dword by 2
D3 /4	SAL r/m32,CL	3/4	3/7					Μu	Itiply r/m dword by 2
C1 /4 ib	SAL r/m32,imm8	2/4	3/7					Мι	Itiply r/m dword by 2
D0 /7	SAR r/m8,1	3/4	3/7	2/7	2/15	5+EA		Sic	ned divide** r/m byte by 2
D2 /7	SAR r/m8,CL	3/4	3/7	5/8		per b bit)+E	it (20+4 A	Sig	ned divide** r/m byte by 2
C0 /7 ib	SAR r/m8,imm8	2/4	3/7	5/8	•	,		Sig	ned divide** r/m byte by 2
D1 /7	SAR r/m16,1	3/4	3/7	2/7	2/15	5+EA		Sig	ned divide** r/m word by 2
D3 /7	SAR r/m16,CL	3/4	3/7	5/8		per b bit)+E	it (20+4 A		ned divide** r/m word by 2
C1 /7 ib	SAR r/m16,imm8	2/4	3/7	5/8	•			Sig	ned divide** r/m word by 2
D1 /7	SAR r/m32,1	3/4	3/7					Sig	ned divide** r/m dword by 2
D3 /7	SAR r/m32,CL	3/4	3/7						ned divide** r/m dword by 2, times
C1 /7	SAR r/m32,imm8	2/4	3/7					Sig	ned divide** r/m dword by 2
D0 /4	SHL r/m8,1	3/4	3/7	2/7	2/1	5+EA			, iltiply r/m byte by 2

Opcode	Instruction		Clock	s		Description
		<u>486</u>	386	286	86	
D2 /4	SHL r/m8,CL	3/4	3/7	5/8	8+4 per bit (20+4 per bit)+EA	Multiply r/m byte by 2, CL time:
C0 /4 ib	SHL r/m8,imm8	2/4	3/7	5/8		Multiply r/m byte by 2
D1 /4	SHL r/m16,1	3/4	3/7	2/7	2/15+EA	Multiply r/m word by 2
D3 /4	SHL r/m16,CL	3/4	3/7	5/8	8+4 per bit (20+4 per bit)+EA	Multiply r/m word by 2, CL times
C1 /4 ib	SHL r/m16,imm8	2/4	3/7	5/8		Multiply r/m word by 2
D1 /4	SHL r/m32,1	3/4	3/7			Multiply r/m dword by 2
D3 /4	SHL r/m32,CL	3/4	3/7			Multiply r/m dword by 2
C1 /4	SHL r/m32,imm8	2/4	3/7			Multiply r/m dword by 2
D0 /5	SHR r/m8,1	3/4	3/7	2/7	2/15+EA	Unsigned divide r/m byte by 2
D2 /5	SHR r/m8,CL	3/4	3/7	5/8	8+4 per bit (20+4 per bit)+EA	Unsigned divide r/m byte by 2
C0 /5 ib	SHR r/m8,imm8	2/4	3/7	5/8		Unsigned divide r/m byte by 2
D1 /5	SHR r/m16,1	3/4	3/7	2/7	2/15+EA	Unsigned divide r/m word by 2
D3 /5	SHR r/m16,CL	3/4	3/7	5/8	8+4 per bit (20+4 per bit)+EA	Unsigned divide r/m word by 2
C1 /5 ib	SHR r/m16,imm8	2/4	3/7	5/8		Unsigned divide r/m word by 2
D1 /5	SHR r/m32,1	3/4	3/7			Unsigned divide r/m dword by 2
D3 /5	SHR r/m32,CL	3/4	3/7			Unsigned divide r/m dword by 2
C1 /5 ib	SHR r/m32,imm8	2/4	3/7			Unsigned divide r/m dword by 2

*Add 1 clock to the times shown for each shift performed

SAL (or its synonym, SHL) shifts the bits of the operand upward. The high-order bit is shifted into the carry flag, and the low-order bit is set to 0.

SAR and SHR shift the bits of the operand downward. The low-order bit is shifted into the carry flag. The effect is to divide the operand by 2. SAR performs a signed divide with rounding toward negative infinity (not the same as IDIV); the high-order bit remains the same. SHR performs an unsigned divide; the high-order bit is set to 0.

The shift is repeated the number of times indicated by the second operand, which is either an immediate number or the contents of the CL register. To reduce the maximum execution time, the 80286/386 does not allow shift counts greater than 31. If a shift count greater than 31 is attempted, only the bottom five bits of the shift count are used. (The 8086 uses all eight bits of the shift count.)

The overflow flag is set only if the single-shift forms of the instructions are used. For left shifts, OF is set to 0 if the high bit of the answer is the same as the result of the carry flag (that is, the top two bits of the original operand were the same); OF is set to 1 if they are different. For SAR, OF is set to 0 for all single shifts. For SHR, OF is set to the high-order bit of the original operand.

SBB

Integer subtraction with borrow

1-

~ ~.

(()

ć

ĺ,

0	D	I	т	S	z	A	Р	С
*				*	*	*	*	*

Opcode	Instruction		Clocks	S		Description
		<u>486</u>	386	<u>286</u>	86	
1C ib	SBB AL,imm8	1	2	3	4	Subtract with borrow immediate byte from AL
1D iw	SBB AX,imm16	1	2	3	4	Subtract with borrow immediate word from AX
1D id	SBB EAX,imm32	1	2			Subtract with borrow immediate dword from EAX
80 /3 ib	SBB r/m8,imm8	1/3	2/7	3/7	4/17+EA	Subtract with borrow immediate byte from r/m byte
81 /3 iw	SBB r/m16,imm16	1/3	2/7	3/7	4/17+EA	Subtract with borrow immediate word from r/m word
81 /3 id	SBB r/m32,imm32	1/3	2/7			Subtract with borrow immediate dword from r/m dword
83 /3 ib	SBB r/m16,imm8	1/3	2/7	3/7	4/17+EA	Subtract with borrow sign-extended immediate byte from r/m word
83 /3 ib	SBB r/m32,imm8	1/3	2/7			Subtract with borrow sign-extended immediate byte from r/m dword
18 /r	SBB r/m8,r8	1/3	2/6	2/7	3/16+EA	Subtract with borrow byte register from r/m byte
19 /r	SBB r/m16,r16	1/3	2/6	2/7	3/16+EA	Subtract with borrow word register from r/m word
19 /r	SBB r/m32,r32	1/3	2/6			Subtract with borrow dword register from r/m dword
1A /r	SBB r8,r/m8	1/2	2/7	2/7	3/9+EA	Subtract with borrow byte register from r/m byte
1B /r	SBB r16,r/m16	1/2	2/7	2/7	3/9+EA	Subtract with borrow word register from r/m word
1B /r	SBB r32,r/m32	1/2	2/7			Subtract with borrow dword register from r/m dword

SBB adds the second operand (DEST) to the carry flag (CF) and subtracts the result from the first operand (SRC). The result of the subtraction is assigned to the first operand (DEST), and the flags are set accordingly.

When an immediate byte value is subtracted from a word operand, the immediate value is first sign-extended.

SCAS SCAS	SB		•		string data 6 and i486 only							
SCAS		0 *	D	I	Т	s *	Z *	A *	P *	C *		_
Opcode	Instruction		Cloc	ks			Descri	ption				
AE	SCAS m8	<u>486</u> 6	<u>386</u> 7	<u>28</u> 7	<u>6 86</u> 15		Compa	are byte	es AL -	ES:[DI]		

Opcode	Instruction		Clock	s		Description
		486	386	286	86	
AF	SCAS m16	6	7	7	15	Compare words AX - ES: [DI]
AF	SCAS m32	6	7			Compare dwords EAX - ES: [DI]
AE	SCASB	6	7	7	15	Compare bytes AL - ES:[DI]
AF	SCASW	6	7	7	15	Compare words AX - ES: [DI]
AF	SCASD	6	7			Compare dwords EAX - ES: [DI]

SCAS subtracts the memory byte or word at the destination register from the AL, AX or EAX register. The result is discarded; only the flags are set. The operand must be addressable from the ES segment; no segment override is possible.

If the address-size attribute for this instruction is 16 bits, DI is used as the destination register; otherwise, the address-size attribute is 32 bits and EDI is used.

The address of the memory data being compared is determined solely by the contents of the destination register, not by the operand to SCAS. The operand validates ES segment addressability and determines the data type. Load the correct index value into DI or EDI before executing SCAS.

After the comparison is made, the destination register is automatically updated. If the direction flag is 0 (CLD was executed), the destination register is incremented; if the direction flag is 1 (STD was executed), it is decremented. The increments or decrements are by 1 if bytes are compared, by 2 if words are compared, or by 4 if doublewords are compared.

SCASB, SCASW, and SCASD are synonyms for the byte, word and doubleword SCAS instructions that don't require operands. They are simpler to code, but provide no type or segment checking.

SCAS can be preceded by the REPE or REPNE prefix for a block search of CX or ECX bytes or words. Refer to the REP instruction for further details.

SETcc

Byte set on condition 386 and i486 only

ITSZAPC

Opcode	Instruction		Clocks	Description
		486	386	
0F 97	SETA r/m8	4/3	4/5	Set byte if above (CF=0 and ZF=0)
0F 93	SETAE r/m8	4/3	4/5	Set byte if above or equal (CF=0)
0F 92	SETB r/m8	4/3	4/5	Set byte if below (CF=1)
0F 96	SETBE r/m8	4/3	4/5	Set byte if below or equal (CF=1 or ZF=1)
0F 92	SETC r/m8	4/3	4/5	Set if carry (CF=1)
0F 94	SETE r/m8	4/3	4/5	Set byte if equal (ZF=1)
0F 9F	SETG r/m8	4/3	4/5	Set byte if greater (ZF=0 or SF=OF)
0F 9D	SETGE r/m8	4/3	4/5	Set byte if greater or equal (SF=OF)

O D

Opcode	Instruction		Clocks	Description
		486	386	
0F 9C	SETL r/m8	4/3	4/5	Set byte if less (SFOF)
0F 9E	SETLE r/m8	4/3	4/5	Set byte if less or equal (ZF=1 and SF<>OF)
0F 96	SETNA r/m8	4/3	4/5	Set byte if not above (CF=1)
0F 92	SETNAE r/m8	4/3	4/5	Set byte if not above or equal (CF=1)
0F 93	SETNB r/m8	4/3	4/5	Set byte if not below (CF=0)
0F 97	SETNBE r/m8	4/3	4/5	Set byte if not below or equal (CF=0 and ZF=0)
0F 93	SETNC r/m8	4/3	4/5	Set byte if not carry (CF=0)
0F 95	SETNE r/m8	4/3	4/5	Set byte if not equal (ZF=0)
0F 9E	SETNG r/m8	4/3	4/5	Set byte if not greater (ZF=1 or SF<>OF)
0F 9C	SETNGE r/m8	4/3	4/5	Set byte if not greater or equal (SF<>OF)
0F 9D	SETNL r/m8	4/3	4/5	Set byte if not less (SF=OF)
0F 9F	SETNLE r/m8	4/3	4/5	Set byte if not less or equal (ZF=1 and SF<>OF)
0F 91	SETNO r/m8	4/3	4/5	Set byte if not overflow (OF=0)
0F 9B	SETNP r/m8	4/3	4/5	Set byte if not parity (PF=0)
0F 99	SETNS r/m8	4/3	4/5	Set byte if not sign (SF=0)
0F 95	SETNZ r/m8	4/3	4/5	Set byte if not zero (ZF=0)
0F 90	SETO r/m8	4/3	4/5	Set byte if overflow (OF=1)
0F 9A	SETP r/m8	4/3	4/5	Set byte if parity (PF=1)
0F 9A	SETPE r/m8	4/3	4/5	Set byte if parity even (PF=1)
0F 9B	SETPO r/m8	4/3	4/5	Set byte if parity odd (PF=0)
0F 98	SETS r/m8	4/3	4/5	Set byte if sign (SF=1)
0F 94	SETZ r/m8	4/3	4/5	Set byte if zero (ZF=1)

SETcc stores a byte containing 1 at the destination specified by the effective address or register if the condition is met, or a 0 byte if the condition is not met.

SGDT SIDT		-	-	•		•	or tal de or	
	 р	т	Ţ	 7	2	Ð	c	

Opcode	Instruction		Clock	s	Description	
		486	386	286		
0F 01 /0	SGDT m	10	9	11	Store GDTR to m	
0F 01 /1	SIDT m	10	9	12	Store IDTR to m	

SGDT/SIDT copies the contents of the descriptor table register to the six bytes of memory indicated by the operand. The LIMIT field of the register is assigned to the first word at the effective address. If the operand-size attribute is 32 bits, the next three bytes are assigned the BASE field of the register, and the fourth byte is written with zero. The last byte is undefined. Otherwise, if the operand-size attribute is 16 bits, the next four bytes are assigned the 32-bit BASE field of the register.

SGDT and SIDT are used only in operating system software; they are not used in application programs.

SHLD				e pre nd i4			hift	left		
		0 ?	D	I	т	s *	Z *	A ?	P *	C *
Opcode	Instruction			Cl	ocks	D	escript	ion		
				486	386					
0F A4	SHLD r/m16	6, r 16,ii	mm8	2/3	3/7	r/	m16 qe	ets SHL	. of r/m	16 concatenated with r16
0F A4	SHLD r/m32	2,r32,ii	mm8	2/3	3/7					32 concatenated with r32
0F A5	SHLD r/m16	6,r16,0	CL	2/3	3/7					16 concatenated with r16
0F A5	SHLD r/m32	2,r32,0	CL	2/3	3/7	r/	m32 ge	ets SHL	. of r/m	32 concatenated with r32

SHLD shifts the first operand provided by the r/m field to the left as many bits as specified by the count operand. The second operand (r16 or r32) provides the bits to shift in from the right (starting with bit 0). The result is stored back into the r/m operand. The register remains unaltered.

The count operand is provided by either an immediate byte or the contents of the CL register. These operands are taken MODULO 32 to provide a number between 0 and 31 by which to shift. Because the bits to shift are provided by the specified registers, the operation is useful for multiprecision shifts (64 bits or more). The SF, ZF and PF flags are set according to the value of the result. CF is set to the value of the last bit shifted out. OF and AF are left undefined.

SHRD			Double precision shift right 386 and i486 only										
		0 ?	D	I	т	s *	Z *	A ?	P *	C *			
Opcode	Instruction			Clocks		[Descrip	cription					
				486	386								
OF AC	SHRD r/m1	6,r16,ir	nm8	2/3	3/7	r	/m16 g	ets SH	R of r/r	m16 concatenated with r1			
OF AC	SHRD r/m3	2,r32,ir	nm8	2/3	3/7	r	/m32 g	ets SH	R of r/r	m32 concatenated with r3			
of ad	SHRD r/m1	6,r16,C	Ľ	3/4	3/7	r	/m16 g	ets SH	R of r/r	m16 concatenated with r1			
OF AD	SHRD r/m3	2,r32,C	Ľ	3/4	3/7	r	/m32 g	ets SH	R of r/r	m32 concatenated with r3			

SHRD shifts the first operand provided by the r/m field to the right as many bits as specified by the count operand. The second operand (r16 or r32) provides the bits to shift in from the left (starting with bit 31). The result is stored back into the r/m operand. The register remains unaltered.

The count operand is provided by either an immediate byte or the contents of the CL register. These operands are taken MODULO 32 to provide a number between 0 and 31 by which to shift. Because the bits to shift are provided by the specified register, the operation is useful for multi-precision shifts (64 bits or more). The SF, ZF and PF flags are set according to the value of the result. CF is set to the value of the last bit shifted out. OF and AF are left undefined.

 $(\)$

~--

~

SLDT		Store local descriptor table register 80286/386/486 protected mode only											
		0	D	I	т	S	z	A	P	с			
Opcode	Instruction			Clocks		C	escript	ion					
0F 00 /0	SLDT r/m16		<u>486</u> 2/3	<u>386</u> pm=2/2	<u>28</u> 2/3	-	itore LD	OTR to I	EA wor	d			
register This reg	r or memo gister is a s used onl	ry l sele	locat ector	ion ind that p	dicat oint	ed by s into	y the o the	effec globa	tive a 1 des	 k) in the two-byte address operand. scriptor table. not used in applica- 			
SMSW	,	St	ore	mac	hine	ə sta	tus v	worc	1				
		80	0286	/386/	486	pro	tect	ted r	noc	le only			
		0	D	I	т	S	Z	A	P	С			
Opcode	Instruction			Clocks			Desc	ription					
0F 01 /4	SMSW r/m16		486 2/3	<u>386</u> 2/3,pm=	=2/2	286 2/3	Store	machir	ne stati	us word to EA word			
										the two-byte regis- ess operand.			

STC Set carry flag z с 0 D Ι т s А Ρ 1 Opcode Instruction Clocks Description 486 386 286 86 2 2 F9 STC 2 2 Set carry flag STC sets the carry flag to 1.

STD		Se	Set direction flag											
		0	D 1	I	Т	s	Z	A	P	с				
Opcode	Instruction		Clock	s			Descript	lion						
		486	386	286	<u>86</u>									
FD	STD	2	2	2	2		Set dire	ction fl	ag so (E)SI or (E)DI decrement				

STD sets the direction flag to 1, causing all subsequent string operations to decrement the index registers, (E)SI and/or (E)DI, on which they operate.

STI		Se	Set interrupt enable flag											
		0	D	I 1	Т	S	Z	A	₽	с				
Opcode	Instruction		Clock	s			Descrip	tion						
FB	STI	<u>486</u> 5	<u>386</u> 3	<u>286</u> 2	<u>86</u> 2		Set inte	rrupt fla	ag					

STI sets the interrupt flag to 1. The CPU then responds to external interrupts after executing the next instruction if the next instruction allows the interrupt flag to remain enabled. If external interrupts are disabled and you code STI, RET (such as at the end of a subroutine), the RET is allowed to execute before external interrupts are recognized. Also, if external interrupts are disabled and you code STI, CLI, then external interrupts are not recognized because the CLI instruction clears the interrupt flag during its execution.

STOS STOS STOS		Store string data STOSD 386 and i486 only											
STOS		0	D	I	т	S	Z	A	P	с			
Opcode	Instruction		Cle	ocks			Desc	ription					
		486	38	6	286	86							
AA	STOS m8	5	4	- :	3	11	Store	AL in I	byte ES	S:[(E)DI]			
AB	STOS m16	5	4		3	11				S:[(É)DI]			
AB	STOS m32	5	4				Store	EAX in	n dword	1 ES:[(E)DI]			
AA	STOSB	5	4		3	11	Store	AL in I	byte ES	S:[(E)DI]			
AB	STOSW	5	4		3	11		AX in					
AB	STOSD	5	4				Store	EAX ir	n dword	ES:[(E)DI]			

STOS transfers the contents of the AL, AX, or EAX register to the memory byte or word given by the destination register relative to the ES segment.

The destination register is DI for an address-size attribute of 16 bits or EDI for an address-size attribute of 32 bits.

The destination operand must be addressable from the ES register. A segment override is not possible.

The address of the destination is determined by the contents of the destination register, not by the explicit operand of STOS. This operand is used only to validate ES segment addressability and to determine the data type. Load the correct index value into the destination register before executing STOS.

After the transfer is made, DI is automatically updated. If the direction flag is 0 (CLD was executed), DI is incremented; if the direction flag is 1 (STD was executed), DI is decremented. DI is incremented or decremented by 1 if a byte is stored, by 2 if a word is stored, or by 4 if a doubleword is stored.

STOSB, STOSW, and STOSD are synonyms for the byte, word, and double-word STOS instructions, that do not require an operand. They are simpler to use, but provide no type or segment checking.

STOS can be preceded by the REP prefix for a block fill of CX or ECX bytes, words, or doublewords. Refer to the REP instruction for further details.

STR

Store task register

80286/386/486 protected mode only

		U	<i>D</i> 1	1	5 4	A	F	C	
Opcode	Instruction		Clocks		Descript	ion			
0F 00 /1	STR r/m16	<u>486</u> 2/3	<u>386</u> pm=23/27	286 2/3	Load EA	word	into tasł	< register	

The contents of the task register are copied to the two-byte register or memory location indicated by the effective address operand.

STR is used only in operating system software. It is not used in application programs.

SUB

Integer Subtraction

ODITSZ

Opcode	Instruction		Clock	S		Description				
		486	386	286	86					
2C ib	SUB AL,imm8	1	2	3	4	Subtract immediate byte from AL				
2D iw	SUB AX,imm16	1	2	3	4	Subtract immediate word from AX				
2D id	SUB EAX,imm32	1	2			Subtract immediate dword from EAX				
80 /5 ib	SUB r/m8,imm8	1/3	2/7	3/7	4/17+EA	Subtract immediate byte from r/m byte				
81 /5 iw	SUB r/m16,imm16	2/7	3/7	4/17+EA	Subtract immediate word from r/m word					
81 /5 id	SUB r/m32,imm32	1/3	2/7			Subtract immediate dword from r/m dword				
83 /5 ib	SUB r/m16,imm8	1/3	2/7	3/7	4/17+EA	Subtract sign-extended immediate byte from r/m word				
83 /5 ib	SUB r/m32,imm8	1/3	2/7			Subtract sign-extended immediate byte from r/m dword				
28 /r	SUB r/m8,r8	1/3	2/6	2/7	3/16+EA	Subtract byte register from r/m byte				
2 9 /r	SUB r/m16,r16	1/3	2/6	2/7	3/16+EA	Subtract word register from r/m word				
29 /r	SUB r/m32,r32	1/3	2/6			Subtract dword register from r/m dword				
2A /r	SUB r8,r/m8	1/2	2/7	2/7	3/9+EA	Subtract EA byte from byte register				
2B /r	SUB r16,r/m32	1/2	2/7	2/7	3/9+EA	Subtract EA word from word register				
2B /r	SUB r32,r/m32	1/2	2/7			Subtract EA dword from dword register				

С

A P

SUB subtracts the second operand (SRC) from the first operand (DEST). The first operand is assigned the result of the subtraction, and the flags are set accordingly.

When an immediate byte value is subtracted from a word operand, the immediate value is first sign-extended to the size of the destination operand.

Logical compare

0	D	I	т	s	z	A	Р	С
0				*	*	?	*	0

Opcode	Instruction		Clock	s		Description
		486	386	286	86	
A8 ib	TEST AL, imm8	1	2	3	4	And immediate byte with AL
A9 iw	TEST AX,imm16	1	2	3	4	And immediate word with AX
A9 id	TEST EAX,imm32	1	2			And immediate dword with EAX
F6 /0 ib	TEST r/m8,imm8	1/2	2/5	3/6	5/11+EA	And immediate byte with r/m byte
F7 /0 iw	TEST r/m16,imm16	1/2	2/5	3/6	5/11+EA	And immediate word with r/m word
F7 /0 id	TEST r/m32,imm32	1/2	2/5			And immediate dword with r/m dword
84 /r	TEST r/m8,r8	1/2	2/5	2/6	3/9+EA	And byte register with r/m byte
85 /r	TEST r/m16,r16	1/2	2/5	2/6	3/9+EA	And word register with r/m word
85 /r	TEST r/m32,r32	1/2	2/5			And dword register with r/m dword

TEST computes the bit-wise logical AND of its two operands. Each bit of the result is 1 if both of the corresponding bits of the operands are 1;

otherwise, each bit is 0. The result of the operation is discarded and only the flags are modified.

VERR VERW		Verify a segment for reading or writing 80286/386/486 protected mode only										
	O D	IT	SZAPC *									
Opcode Instruction	1	Clocks	Description									
	486		286									
0F 00 /4 VERR r/m 0F 00 /5 VERW r/m			4/16 Set ZF=1 if segment can be read4/16 Set ZF=1 if segment can be written									

The two-byte register or memory operand of VERR and VERW contains the value of a selector. VERR and VERW determine whether the segment denoted by the selector is reachable from the current privilege level and whether the segment is readable (VERR) or writable (VERW). If the segment is accessible, the zero flag is set to 1; if the segment is not accessible, the zero flag is set to 0. To set ZF, the following conditions must be met:

- The selector must denote a descriptor within the bounds of the table (GDT or LDT); the selector must be "defined."
- The selector must denote the descriptor of a code or data segment (not that of a task state segment, LDT, or a gate).
- For VERR, the segment must be readable. For VERW, the segment must be a writable data segment.
- If the code segment is readable and conforming, the descriptor privilege level (DPL) can be any value for VERR. Otherwise, the DPL must be greater than or equal to (have less or the same privilege as) both the current privilege level and the selector's RPL.

The validation performed is the same as if the segment were loaded into DS, ES, FS, or GS, and the indicated access (read or write) were performed. The zero flag receives the result of the validation. The selector's value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.

WAIT		Wait until BUSY# pin is inactive (HIGH)										
		0	D	I	т	s	z	A	P	с		
Opcode	ode Instruction Clocks			Description								
9B	WAIT	<u>486</u> 1-3	<u>386</u> 6	<u>286</u> 3	<u>86</u> 4+5r	n N	Nait un	til BUS	Y pin i	s inactive (HIGH)		

WAIT suspends execution of CPU instructions until the BUSY# pin is inactive (high). The BUSY# pin is driven by the 80x87 numeric processor extension.

WBIN	VD		Write-back and Invalidate cache i486 only										
		0	D	I	т	s	z	A	P	С			
Opcode	Instruction	Clock	D	escripti	on								
0F 09	WBINVD	<u>486</u> 5	w	Vrite-back and invalidate entire cache									

The internal cache is flushed, and a special-function bus cycle is issued which indicates that the external cache should write-back its contents to main memory. Another special-function bus cycle follows, directing the external cache to flush itself.

Note: This instruction is implementation-dependent; its function might be implemented differently on future Intel processors. It is the responsibility of the hardware to respond to the external cache write-back and flush indications.

XADD			chai 86 or	•	and	d ad	ld					
		0	ם	I	т	S	z	A	P	С		
		*				*	*	*	*	*		
Opcode	Instruction		Cloc <u>486</u>	k l	Descript	ion						
0F C0/r	XADD r/m8.	r8	3/4	1	Exchange byte register and r/m byte; load sum into r/m byte.							
0F C1/r	XADD r/m16	6,r168	3/4		Exchange word register and r/m word; load sum into r/m word.							
0F C1/r	XADD r/m32	2,r32	3/4		Exchang	je dwoi	rd regis	ter and	l r/m dv	word; load su	im into r/m dword.	

The XADD instruction loads DEST into SRC, and then loads the sum of DEST and the original value of SRC into DEST.

DEST is the destination operand; SRC is the source operand.

Protected mode exceptions: #GP(0) if the result is in a nonwritable segment; #GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments; #SS(0) for an illegal address in the SS segment; #PF (fault code) for a page fault; #NM if either EM or TS in CR0 is set; #AC for an unaligned memory reference if the current privilege level is 3.

3

Real address mode exceptions: interrupt 13 if any part of the operand would lie outside the effective address space from 0 to 0FFFFh.

Virtual 8086 mode exceptions: same exception as in real-address mode; same #PF and #AC exceptions as in protected mode.

XCHG

~ n т T c

Exchange memory/register with register 7

ъ ъ C

	0	D	-	-	5 4	A F C
Opcode	Instruction		Clock	s		Description
		486	386	286	86	
86 /r	XCHG r/m8,r8	3/5	3/5	3/5	4/17+EA	Exchange byte register with EA byte
86 /r	XCHG r8,r/m8	3/5	3/5	3/5	4/17+EA	Exchange byte with EA byte register
87 /r	XCHG r/m16,r16	3/5	3/5	3/5	4/17+EA	Exchange word register with EA word
87 /r	XCHG r16,r/m16	3/5	3/5	3/5	4/17+EA	Exchange word register with EA word
87 /r	XCHG r/m32,r32	3/5	3/5			Exchange dword register with EA dword
87 /r	XCHG r32,r/m32	3/5	3/5			Exchange dword register with EA dword
90+ r	XCHG AX,r16	3	3	3	3	Exchange word register with AX
90+ r	XCHG r16,AX	3	3	3	3	Exchange word register with AX
90+ r	XCHG EAX,r32	3	3			Exchange dword register with EAX
90+ r	XCHG r32,EAX	3	3			Exchange dword register with EAX

XCHG exchanges two operands. The operands can be in either order. If a memory operand is involved, BUS LOCK is asserted for the duration of the exchange, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL.

XLAT		Ta	ble l	ook-	up t	ran	slati	on			
XLATB		0	D	I	т	s	Z	A	P	с	
Opcode	Instruction		Clock	(S		ſ	Descript	tion			
		486	386	286	86						
D7	4	5	5	11	5	Set AL to memory byte DS:[(E)BX + unsigned AL]					
D7	XLATB	4	5	5	11	Set AL to memory byte DS:[(E)BX + unsigned AL]					

XLAT changes the AL register from the table index to the table entry. AL should be the unsigned index into a table addressed by DS:BX (for an address-size attribute of 16 bits) or DS:EBX (for an address-size attribute of 32 bits).

The operand to XLAT allows for the possibility of a segment override. XLAT uses the contents of BX even if they differ from the offset of the operand. The offset of the operand should have been moved into BX/EBX with a previous instruction.

The no-operand form, XLATB, can be used if the BX/EBX table will always reside in the DS segment.

XOR Logical exclusive OR 0 0 Opcode Instruction 34 ib XOR AL, imm8 35 iw XOR AX,imm16 35 id XOR EAX, imm32 80 /6 ib XOR r/m8,imm8 81 /6 iw XOR r/m16,imm16 81 /6 id XOR r/m32,imm32 83 /6 ib XOR r/m16,imm8 83 /6 ib XOR r/m32,imm8 30 /r XOR r/m,r8 31 /r XOR r/m16,r16 XOR r/m32,r32 31 /r 32 /r XOR r8,r/m8 33 /r XOR r16,r/m16 33 /r XOR r32,r/m32 XOR computes the exclusive OR of the two operands. Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same. The answer replaces the first operand.

D Ι т s z

486

1

1

1

1/3

1/3

1/3

1/3

1/3

1/3

1/3

1/3

1/2

1/2

1/2

Clocks

386

2

2

2

2/7

2/7

2/7

2/7

2/7

2/6

2/6

2/6

2/7

2/7

2/7

286

3

3

3/7

3/7

2/7

2/7

2/7

2/7

С

Exclusive-OR immediate byte to AL

Exclusive-OR immediate word to AX

Exclusive-OR immediate dword to EAX

Exclusive-OR immediate dword to r/m

XOR sign-extended immediate byte to

XOR sign-extended immediate byte to

Exclusive-OR byte register to r/m byte

Exclusive-OR r/m byte to byte register

Exclusive-OR to r/m dword to dword

Exclusive-OR r/m word to word register

Exclusive-OR word register into r/m word

Exclusive-OR dword register to r/m dword

Exclusive-OR immediate byte to r/m byte

Exclusive-OR immediate word to r/m word

Ρ А

Description

dword

r/m word

r/m dword

register

? * 0

*

<u>86</u>

4

4

4/17+EA

4/17+EA

3/16+EA


3/16+EA

3/9+EA

3/9+EA

*

 \frown .-





This part lists the 80x87 instructions in alphabetical order.

There is one entry for each combination of operand types that can be coded with the mnemonic. The following table explains the operand identifiers used in this section:

Identifier	Explanation						
ST	Stack top; the register currently at the top of the stack.						
ST(1)	A register in the stack $i(0 \le i \le 7)$ stack elements from the top. ST(1) is the next-on-stack register, ST(2) is below ST(1), etc.						
Short-real	A short real (32 bits) number in memory.						
Long-real	A long real (64 bits) number in memory.						
Temp-real	A temporary real (80 bits) number in memory.						
Packed-decimal	A packed decimal integer (18 digits, 10 bytes) in memory.						
Word-integer	A word binary integer (16 bits) in memory.						
Short-integer	A short binary integer (32 bits) in memory.						
Long-integer	A long binary integer (64 bits) in memory.						
nn-bytes	A memory area <i>nn</i> bytes long.						

Here is a summary of the possible exceptions each instruction can cause:

- IS = invalid operand due to stack overflow/underflow
- I = invalid operand due to other cause
- \blacksquare D = denormal operand
- Z = zero-divide
- \blacksquare O = Overflow
- \blacksquare U = Underflow
- P = Inexact result (precision)

· · · · · · · · · · · · · · · · · · ·
<u>(</u>
·
`
e 1.
<u> </u>
-
· · ·
·/
·
́г т
- ")
5)
' '
<u></u>
`'
~~ ,
_
<u>)</u>)
<u> </u>
<u> </u>
-
1 y .
·/
~ .
·
()
~~
-· ,
<u>[</u>]
$\sum_{i=1}^{n}$
\bigcirc
$\sum_{i=1}^{n}$
000
000
0000
0000
000
0000
00000
00000
00000
00000
00000
00000000
00000000
00000000
00000
0000100000
00000000
0000100000
000000000000000000000000000000000000000
0000100000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
:C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.
000000000000000000000000000000000000000
000000000000000000000000000000000000000
300000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
300000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
-00000000000000000000000000000000000000
000000000000000000000000000000000000000
-00000000000000000000000000000000000000
16000000000000000000000000000000000000
-00000000000000000000000000000000000000

....

		Comp	outer 2'	⁽ -1							
		Excepti	ons: P, U	, D, I, S							
		F2XM1	(no ope	rands)							
Operands		Execution	clocks			Code by	/tes	Example			
No operands	<u>87</u>	<u>287</u> 211-476	<u>387</u> 211-476	<u>486</u> 242(140-	279)	2		F2XM1			
ABS		Absolute value									
		Excepti	ons: I								
		FABS (no operands)									
Operands		Execut	ion clocks		Code	bytes	Exar	nple			
No operands	<u>87</u> 10-17	<u>287</u> 10-17	<u>387</u> 22	<u>486</u> 3	2		FAB	s			
ADD		Add re	əal								
FADD		Excepti	ons: I, D,	O, U, P e/destin	atio	n, sour	се				
		Exception FADD ,	ons: I, D,			n, sour de bytes		ample			
Operands //ST,ST(i)/		Exception FADD ,	ons: I, D, //source tion clocks <u>387</u>		Co		Exa	ample DD ST,ST(4)			
Operands /ST,ST(i)/ ST(i),ST short real	<u>87</u>	Exception FADD , Execut 287 70-100 A 90-120	ons: I, D, //source tion clocks <u>387</u> 0 23-34 0 24-32	e/destin	Co 2 2-4	de bytes	Exa FAI FAI				
Operands	<u>87</u> 70-100 90-120+E/	Excepti FADD Execut 287 70-100 A 90-120 A 95-125	ons: I, D, //source tion clocks <u>387</u> 0 23-34 0 24-32	e/destin <u>486</u> 10(8-20) 10(8-20) 10(8-20)	Co 2 2-4	de bytes	Exa FAI FAI	DD ST,ST(4) DD AIR_TEMP[SI]			
Operands //ST,ST(i)/ ST(i),ST short real long real	<u>87</u> 70-100 90-120+E/	Excepti FADD Execut 287 70-100 A 90-120 A 95-125 Add re	ons: I, D, //source tion clocks 387 23-34 24-32 5 29-37	e/destim <u>486</u> 10(8-20) 10(8-20) 10(8-20) d pop	Co 2 2-4	de bytes	Exa FAI FAI	DD ST,ST(4) DD AIR_TEMP[SI]			
Operands //ST,ST(i)/ ST(i),ST short real long real	<u>87</u> 70-100 90-120+E/	Excepti FADD, Execut 287 70-100 A 90-120 A 95-125	ons: I, D, //source tion clocks <u>387</u>) 23-34) 24-32 5 29-37 eal and ons: I, D,	e/destim <u>486</u> 10(8-20) 10(8-20) 10(8-20) d pop	Co 2 2-4 2-4	de bytes	Exa FAI FAI	DD ST,ST(4) DD AIR_TEMP[SI]			
Operands //ST,ST(i)/ ST(i),ST short real long real	<u>87</u> 70-100 90-120+E/	Excepti FADD, Execut 287 70-100 A 90-120 A 95-125	ons: I, D, //source tion clocks 387 23-34 24-32 5 29-37 24-32 5 29-37	e/destin 486 10(8-20) 10(8-20) 10(8-20) d pop O, U, P	2 2-4 2-4	de bytes	Exa FAI FAI	DD ST,ST(4) DD AIR_TEMP[SI]			

FBLD		Pac	ked d	ecin	nal (BCD)	loac	ł		
		Exce	ptions: I							
		FBLI	O sourc	e						
Operands			Executior	n clocks			Cod	e bytes	Exar	nple
Packed decimal	<u>87</u> 290	-310	<u>287</u> 290-310	<u>387</u> 5	<u>48</u> 75	<u>6</u> (70-103)	2-4		FBL	OYTD_SALES
FBSTP		Pac	ked d	ecin	nal (BCD)	store	e anc	d pc	p
		Exce	ptions: I							
		FBST	TP desti	natio	n					
Operands			Executio	n clocks	s			Code b	oytes	Example
Packed decimal	<u>87</u> 520-5	40+EA	<u>287</u> 520-540		<u>87</u> 12-534	<u>486</u> 175(17)	2-176)	2-4		FBSTP [BX].FORECAST
FCHS		Cho	ange s	ign						
		Exce	ptions: I							
		FCH	S (no o	peran	ds)					
Operands		Ex	ecution clo	cks		Code b	ytes	Exam	ole	
No operands	<u>87</u> 10-17	<u>28</u> 10-		<u>87</u> 4-25	486 6	2		FCHS		
FCLEX		Cleo	ar exc	eptio	ons					
FNCLEX Exceptions: None										
		FCL	EX/FN	CLEX	(no	operan	ds)			
Operands		Exec	cution clock	s	С	ode bytes	E	kample		
No operands	<u>87</u> 2-8	<u>287</u> 2-8	<u>387</u> 11	<u>486</u> 7			FI	NCLEX		

.

· -)
	/
)
· · · ·	·
	`ı
`)
	j.
-	/
e	
	Ĵ.
	-
-)
Ĉ.)
<u> </u>	1
)
-	-
•	`
<u>ب</u>	J
-	
~)
~	/
	· ·
)
	-
~	•
-	2
-	
~	1
	~
~	2
·	•
~	`
.)
_	
_	
-	/
~	
	1
	-
	•
-)
* *	` .
·	1
_	
)
~	-
~	<u>۱</u>
<u> </u>)
)
~	
.بــر)
)
	-))
))
	-))
))
))
	シンシンシンシン
	シンシンシンシン
	ションションション
	シンシンシンシン
	ションションション
	ションションション
	ションションション
	ションションション
	ションションションション
	ションションションション
	ションションションション

FCOM		Compo	ire rec	al		
	-	Exception	ns: I, D			
]	FCOM /	/source	e		
Operands		Executi	on clocks		Code bytes	Example
//ST(i) short real long real	<u>87</u> 40-50 60-70+EA 65-75+EA	<u>287</u> 40-50 60-70 65-75	<u>387</u> 24 26 31	<u>486</u> 4 4 4	2-4 2-4	FCOM ST(1) FCOM [BP].UPPER_LIMIT FCOM WAVELENGTH
iong rou	00 1012/				<u> </u>	
FCOMP	·	Compo	ire rec	al anc	l pop	
	-	Exception	ns: I, D			
]	FCOMP	//sour	ce		
Operands		Execution	on clocks		Code bytes	Example
	<u>87</u>	<u>287</u>	387	486		
//ST(i) short real long real	42-52 63-73+EA 67-77+EA		26 26 31	4 4 4	2 2-4 2-4	FCOMP ST(2) FCOMP [BP+2].N_READIN FCOMP DENSITY
short real long real	63-73+EA 67-77+EA	63-73 67-77	26 26 31	4 4 4	2-4 2-4	FCOMP [BP+2].N_READIN FCOMP DENSITY
short real long real	63-73+EA 67-77+EA P	63-73 67-77	26 26 31	4 4 4	2-4	FCOMP [BP+2].N_READIN FCOMP DENSITY
short real long real	63-73+EA 67-77+EA P (63-73 67-77 Compc	26 26 31 Ire rec	4 4 4 al anc	2-4 2-4	FCOMP [BP+2].N_READIN FCOMP DENSITY
short real long real	63-73+EA 67-77+EA P (63-73 67-77 Compc Exception FCOMPI	26 26 31 Ire rec ns: I, D ? (no op	4 4 4 al anc	2-4 2-4	FCOMP (BP+2).N_READIN FCOMP DENSITY
short real	63-73+EA 67-77+EA P (63-73 67-77 Compc Exception FCOMPI Execution	26 26 31 Ire rec ns: I, D ' (no op	4 4 2 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	2-4 2-4	FCOMP [BP+2].N_READIN FCOMP DENSITY
short real long real	63-73+EA 67-77+EA P (63-73 67-77 Compc Exception FCOMPI	26 26 31 Ire rec ns: I, D ? (no op	4 4 4 al anc	2-4 2-4	FCOMP (BP+2).N_READIN FCOMP DENSITY
short real long real FCOMP	63-73+EA 67-77+EA P (1 87	63-73 67-77 Compc Exception FCOMPI Execution <u>287</u>	26 26 31 are rec ns: I, D r (no op a clocks <u>387</u>	4 4 4 01 and 0erands 486	2-4 2-4	FCOMP (BP-2).N_READIN FCOMP DENSITY
short real long real FCOMP	63-73+EA 67-77+EA P 8 8 8 7 45-55	63-73 67-77 Compc Exception FCOMPI Execution <u>287</u>	26 26 31 Ire rec ns: I, D Y (no op n clocks <u>387</u> 26	4 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2-4 2-4	FCOMP (BP-2).N_READIN FCOMP DENSITY
short real long real FCOMP Operands No operands	63-73+EA 67-77+EA P (0 - - - - - - - - - - - - - - - - - - -	63-73 67-77 Compc Exception FCOMPI Execution <u>287</u> 45-55	26 26 31 are rec ns: I, D ? (no op n clocks <u>387</u> 26 Of ST(($\frac{4}{4}$	2-4 2-4	FCOMP (BP+2).N_READIN FCOMP DENSITY
short real long real FCOMP Operands No operands	63-73+EA 67-77+EA P (<u>87</u> 45-55	63-73 67-77 Compc Exception FCOMPI Execution 287 45-55 Cosine	26 26 31 are rec ns: I, D ? (no op a clocks <u>387</u> 26 of ST((d i486	$\frac{4}{4}$	2-4 2-4	FCOMP (BP+2).N_READIN FCOMP DENSITY

Operands		Execu	tion clocks		Code bytes	Example	
	<u>87</u>	<u>287</u>	387	486		5000	
No operands			123-772*	241(193-279)	2	FCOS	

*These timings hold for operands in the range /x/ /4. For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.

FDECSTP	0	ecren	nent s	stack	Decrement stack pointer Exceptions: None										
	E	xceptior	ns: Nor	e											
	F	DECST	P (no c	peran	ds)										
Operands		Execution	n clocks		Co	ode byte:	s I	Example							
No operands	<u>87</u> 6-12	<u>287</u> 6-12	<u>387</u> 22	<u>486</u> 3	2			DECSTP							
DISI	C	Disable	inter	rupts											
FNDISI	8	087 or	nly												
	E	xceptior	ns: Non			<u></u>									
	F	DISI (no	opera	nds)											
On arrow do	Execution	clocks:	Opera	nd word	C	ode									
Operanos	Typical	Range	transfe	rs	b١	ytes	Exan	nple							
No operands	Typical 5	Range 2-8 Divide r	0	IS	2 2	ytes	Exan FDIS								
Operands No operands FDIV	5 E	2-8 Divide r	o real	Z, O, L	2 J, P		FDIS								
No operands	5 E	²⁻⁸ Divide r	o real	Z, O, L	2 J, P		FDIS								
No operands	5 C E F	2-8 Divide r xceptior DIV //s Executi	0 Teal Ins: I, D, Source	Z, O, U /desti	2 J, P natio		FDIS								
No operands FDIV Operands //ST(i),ST short real long real	5 E	2-8 Divide r xceptior DIV //s	0 Teal This: I, D, source on clocks 38 38 88 5 89	Z, O, U /desti 2 4 91 7 7 7 7	2 J, P	on, soi	FDIS	1							
No operands	5 E F 193-203 215-225 220-230	2-8 Divide r xceptior DIV //s Executi 287 193-203 215-225	0 real ns: I, D, source on clocks 3 8 8 8 8 5 89 9 94	Z, O, U /desti 91 7 7 7 7 7	2 J, P natio	Dn, sou Code 2 2-4	FDIS	Example FDIV FDIV DISTANCE							
No operands FDIV Operands //ST(i),ST short real long real //ST,ST(i)	5 E F 193-203 215-225 220-230	2-8 Divide r xceptior DIV //s Executi 287 193-203 215-225 220-230	0 real on clocks on clocks 3 8 8 5 89 9 9 4	Z, O, U /desti 91 7 7 7 7 7	2 J, P natio 86 3 3 3 3 3 3 0 0	Dn, sou Code 2 2-4	FDIS	Example FDIV FDIV DISTANCE							
No operands FDIV Operands //ST(i),ST short real long real //ST,ST(i)	5 E F 193-203 215-225 220-230 C E	2-8 Divide r xceptior DIV //s Executi 287 193-203 215-225 220-230 Divide r	0 e cal recal source on clocks 388- 589 94 recal ca recal ca recal ca	Z, O, U /desti 91 7 7 7 7 7 7 7 2, O, U	2 J, P natio 86 3 3 3 3 3 0 D	on, soi Code 2 2-4 2-4	FDIS	Example FDIV FDIV DISTANCE							
No operands FDIV Operands //ST(i),ST short real long real //ST,ST(i)	5 E F 193-203 215-225 220-230 C E	2-8 Divide r xceptior DIV //s Executi 287 193-20 215-22 220-230 Divide r xceptior DIVP do	0 e cal recal source on clocks 388- 589 94 recal ca recal ca recal ca	Z, O, U /desti 7 91 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	2 J, P natio 3 3 3 3 3 J, P J, P	on, soi Code 2 2-4 2-4	FDIS	Example FDIV FDIV DISTANCE							

C

. (.

(, `

~ . . .

(. .

.

~

* * * * * * * * * * *

. . . .

ć

FDIVR

Divide real reversed

Exceptions: I, D, Z, O, U, P

FDIVR //source/destination, source

Operands		Execution	clocks		Code bytes	Example
	<u>87</u>	287	387	486		
//ST,ST(i)/	194-204	198-208	88-91	73	2	FDIVR ST(2),ST
ST(i),ST				73		
short real	216-226+EA	215-225	89	73	2-4	FDIVR [BX].PULSE_RATE
long real	221-231+EA	220-230	94	73	2-4	FDIVR RECORDER.FREQUENCY

FDIVRP		Divide real reversed and pop								
		FDIVRF	o destin	atio	n, sourc	e				
Operands		Executi	on clocks		Cod	le bytes	Example			
ST(i),ST	<u>87</u> 198-208	<u>287</u> 3 198-208	<u>387</u> 3 88-91	<u>48</u> 73			FDIVRP ST(1),ST			
FENI FNENI		Enable 8087 o		rupt	S					
Exceptions: None										
		FENI (n	o opera	nds)					
Operands	Executi	on clock	Code byt	es	Example					
(no operands)	<u>87</u> 5(2-8)		2		FNENI					
FFREE		Free re	egister							
		Exceptions: None								
		FFREE o	destina	tion						
Operands		Executio	n clocks		Code	bytes	Example			
ST(i)	<u>87</u> 9-16	<u>287</u> 9-16	<u>387</u> 18	486 3	2		FFREE ST(1)			

FIADD	li	nteger	add					
	E	xceptio	ns: I, D,	0, P		· • • •		
	F	IADD s	ource					
Operands		Execut	ion clocks	5		Code	Example	9
word integer short integer	<u>87</u> 102-137+EA 108-143+EA				1 <u>6</u> 1.5(19-32) (20-35)	2-4 2-4 2-4		DISTANCE_TRAVELLEI PULSE_COUNT [SI]
FICOM	iı —	nteger	com	pare	9			
		xceptio						
	F	FICOM s	ource					
Operands		Execution	n clocks			Code by	es Exam	ple
	07			100				
short integer	87 72-86+EA 78-91+EA	<u>287</u> 72-86 78-91	387 71-75 56-63	<u>486</u> 18(16 16.5(1	-20)	2-4 2-4		M TOOL.N_PASSES M [BP+4].PARM_COUN
	72-86+EA 78-91+EA	287 72-86 78-91	387 71-75 56-63 COM	18(16 16.5(1 pare	-20) 5-17)	2-4	FICO	
short integer FICOMF Operands word integer	72-86+EA 78-91+EA II E F <u>87</u> 74-88+EA	287 72-86 78-91 Anteger xception FICOMP Executi 287 74-88	387 71-75 56-63 COM	18(16 16.5(1 pare e <u>486</u> 18(1	-20) : 5-17) : ∋ and 6-20)	pop	FICO , , , , , , , , , , , , , , , , , , ,	M [BP+4].PARM_COUN
short integer FICOMF Operands	72-86+EA 78-91+EA II E F 87 74-88+EA 80-93+EA	287 72-86 78-91 xception TCOMP Executi 287 74-88 80-93	387 71-75 56-63 COM ns: I, D 2 sourc on clocks 387 71-75 56-63 divid	18(16 16.5(1 pare e <u>486</u> 18(1 16.5	-20) : 5-17) : ⊖ and 6-20) (15-17)	2-4 pop Code by 2-4	FICO , , , , , , , , , , , , , , , , , , ,	M [BP+4].PARM_COUN
short integer FICOMF Operands word integer short integer FIDIV	72-86+EA 78-91+EA II E F 87 74-88+EA 80-93+EA	287 72-86 78-91 nteger xception FICOMP Executi 287 74-88 80-93 nteger xception TDIV so	387 71-75 56-63 COM ns: I, D 'source on clocks <u>387</u> 71-75 56-63 divid ns: I, D, urce	18(16 16.5(1 16.5(1 16.5(1 16.5 16.5 18(1 16.5	-20) : 5-17) : ⊖ and 6-20) (15-17)	2-4 POP Code by 2-4 2-4	rtes Ex FI	M [BP+4].PARM_COUN
short integer FICOMF Operands word integer short integer	72-86+EA 78-91+EA II E F 87 74-88+EA 80-93+EA	287 72-86 78-91 nteger xception FICOMP Executi 287 74-88 80-93 nteger xception TDIV so	387 71-75 56-63 COM ns: I, D 2 sourc on clocks 387 71-75 56-63 divid	18(16 16.5(1 16.5(1 16.5(1 16.5 16.5 18(1 16.5	-20) : 5-17) : ⊖ and 6-20) (15-17)	2-4 pop Code by 2-4	FICO , , , , , , , , , , , , , , , , , , ,	M [BP+4].PARM_COUN

С С С

1 (()

~

. .

í

\odot
()
<u>ب</u>
\bigcirc
:)
$\overline{)}$
~)
0
<u>()</u>
~ .
1
<u> </u>
()
زيب - ب
_`
]
2
,
$\sum_{n=1}^{\infty}$
Ĵ
\odot
)
~,
\mathbb{C}
<u>(</u>)
$\tilde{\mathbb{O}}$
$\frac{1}{2}$
\square
<u> </u>
رے
(T)
D
$(\overline{)}$
\square
\supset
\Box
$\overline{\mathbb{D}}$
\sim
\square
Ξ2
~ ₎
·/

In	tege	r divi	de r	evers	ed		
Ex	ceptic	ons: I, D), Z, C), U, P			
FI	DIVR	source	5				
Execution clocks				Code bytes Example			
		238 13	35-141	486 73 73	2-4 2-4	FIDIVR [BP].X_COORD FIDIVR FREQUENCY	
In	tege	r Ioad	k				
Ex	ceptic	ns: I		-			
FI	LD so	urce					
					Code bytes	Example	
<u>87</u> 46-54+EA 52-60+EA	<u>287</u> 46-54 52-60	<u>387</u> 61-65 45-52	11.	5(9-12)	2-4 2-4	FILD [BX] SEQUENCE FILD STANDOFF [DI]	
60-68+EA	60-68	56-67	16.	8(10-18)	2-4	FILD RESPONSE.COUNT	
In	tege	r mul	tiply				
Ex	ceptic	ns: I, D), O, I	5			
FI	MUL	source	:				
	Exec	ution clo	cks		Code bytes	Example	
		138 76	5-87	<u>486</u> 8 8	2-4 2-4	FIMUL BEARING FIMUL POSITION.Z_AXIS	
······							
In	creme	nt stac	ck po	inter			
Ex	ceptic	ns: No	ne				
		D (oner	ands)			
FI	NCST	P (no (open	inab)			
FI		pn clocks	•		de bytes	Example	
	Ex FI 225-239+E/ 231-245+E/ 10 Ex FI 87 46-54+EA 52-60+EA 60-68+EA 10 Ex FI Ex FI 87 124-138+E 130-144+E	Exception FIDIVR Exec 231-245+EA 230-2 Integen Exception FILD som Execution 87 287 46-54+EA 46-54 52-60+EA 52-60 60-68+EA 60-68 Integen Exception FIMUL som Execution FIMUL som Exception FIMUL som Execution FIMUL som	Exceptions: I, E FIDIVR source Execution clo 87 287 38 225-239+EA 224-238 13 231-245+EA 230-243 12 Integer load Exceptions: I FILD source Execution clock 87 287 387 46-54+EA 46-54 61-65 52-60+EA 52-60 45-52 60-68+EA 60-68 56-67 Integer mult Exceptions: I, E FIMUL source Execution clock 87 287 38 124-138+EA 124-138 77 130-144+EA 130-144 6 Increment stace	Exceptions: I, D, Z, C FIDIVR source Execution clocks 87 287 387 225-239+EA 224-238 135-141 231-245+EA 230-243 121-128 Integer load Exceptions: I FILD source Execution clocks 87 287 387 486 46-54+EA 46-54 61-65 11.3 52-60+EA 52-60 45-52 14.3 60-68+EA 60-68 56-67 16.3 Integer multiply Exceptions: I, D, O, I FIMUL source Execution clocks 87 287 387 124-138+EA 124-138 76-87 130-144+EA 130-144 61-82	Exceptions: I, D, Z, O, U, P FIDIVR source Execution clocks 87 287 387 486 225-239+EA 224-238 135-141 73 231-245+EA 230-243 121-128 73 Integer load Exceptions: I FILD source Execution clocks 87 287 387 486 46-54+EA 46-54 61-65 11.5(9-12) 52-60+EA 52-60 45-52 14.5(13-16) 60-68+EA 60-68 56-67 16.8(10-18) Integer multiply Exceptions: I, D, O, P FIMUL source Execution clocks 87 287 387 486 124-138+EA 124-138 76-87 8 130-144+EA 130-144 61-82 8	FIDIVR source Code byt 87 287 387 486 225-239+EA 224-238 135-141 73 2-4 231-245+EA 230-243 121-128 73 2-4 Integer load Exceptions: I FILD source Execution clocks Code bytes 87 287 387 486 2-4 Code bytes Exceptions: I, D, O, P FIMUL source Excution clocks <th colspan<="" td=""></th>	

FINIT		Initializ	e proc	cessor			
FNINIT		Exceptio	ons: Nor	ie			
		FINIT/	FNINIT	' (no op	erands)		
Operands		Executi	on clocks		Code bytes	Example	
	87	287	387	486			
No operands	2-8	2-8	33	17	2	FINIT	

FIST

Integer store

Exceptions: I, P

FIST destination

Operands		Executi	on clocks		Code bytes	Example
	87	287	387	486		
word integer	80-90+EA	80-90	82-95	33.4(29-34)	2-4	FIST OBS.COUNT [SI]
short integer	82-92+EA	82-92	79-93	32.4(28-34)	2-4	FIST [BP;] FACTORED_PULSES

FISTP

Integer store and pop

Exceptions: I, P

FISTP destination

Operands		Executio	n clocks		Code bytes	Example
	87	287	387	486		
word integer	82-92+EA	82-92	82-95	33.4(29-34)	2-4	FISTP [BX]. ALPHA COUNT [SI]
short integer	84-94+EA	84-94	79-93	33.4(29-34)	2-4	FISTP CORRECTED_TIME
long integer	94-105+EA	94-105	80-97	33.4(29-34)	2-4	FISTP PANEL. N_READINGS

FISUB

Integer subtract

Exceptions: I, D, O, P

FISUB source

Operands		Execution	clocks		Code bytes	Example
	87	287	387	486		
word integer	102-137+EA	102-137	71-83	22.5(19-32)	2-4	FISUB BASE_FREQUENCY
short integer	108-143+EA	108-143	57-82	24(20-35)	2-4	FISUB TRAIN_SIZE [DI]

FISUBR Integer subtract reversed

Exceptions: I, D, O, P

FISUBR source

Operands		Execution	clocks		Code bytes	Example
	87	287	387	486		
word integer	103-139+EA	102-137	72-84	22.5(19-32)	2-4	FISUBR FLOOR [BX][SI]
short integer	109-144+EA	108-143	58-83	24(20-35)	2-4	FISUBR BALANCE

FLD

Load real

Exceptions: I, D

FLD source

Operands		Executi	on clock	s	Code bytes	Example
	87	287	387	486		
ST(i)	17-22	17-22	14	4	2	FLD ST(0)
short real	38-56+EA	38-56	20	3	2-4	FLD READING [SI] PRESSURE
long real	40-60+EA	40-60	25	3	2-4	FLD (BP) TEMPERATURE
Temp real	53-65+EA	53-65	44	6	2-4	FLD SAVEREADING

FLDCW	Lo	bad co	ontrol	word		
	Ex	ceptior	ns: None)		
	FI	LDCW s	source			
Operands		Executio	on clocks		Code bytes	Example
	87	287	387	486		
2 bytes	7-14+EA	7-14	19	4	2-4	FLDCW CONTROL_WORD

FLDEN\	γ ι	oad e	ənvirc	onment		
		Exception FLDEN				
Operands		Executio	on clocks		Code bytes	Example
14 bytes	<u>87</u> 35-45+EA	<u>287</u> 35-45	<u>387</u> 71	486 44 real or virtual 34 protected	2-4	FLDENV [BP+6]

FLDLG2		Load Ic	g102				
		Exception	าร: I				
		FLDLG2	(no op	erands)		
Operands		Execution	n clocks		Code bytes	Example	
No operands	<u>87</u> 18-24	<u>287</u> 18-24	<u>387</u> 41	<u>486</u> 8	2	FLDLG2	
FLDLN2		Load Ic	og _e 2				
		Exception	าร: ไ				
		FLDLN2	(no op	erands	;)		
Operands		Execution	n clocks		Code bytes	Example	
No operands	<u>87</u> 17-23	<u>287</u> 17-23	<u>387</u> 41	<u>486</u> 8	2	FLDLN2	
FLDL2E		Load Ic	ase				
		Exception					
		FLDL2E		erands)		
Operands		Execution	n clocks		Code bytes	Example	
No operands	<u>87</u> 15-21	<u>287</u> 15-21	<u>387</u> 40	<u>486</u> 8	2	FLDL2E	
FLDL2T		Load Ic	g ₂ 10				
		Exception	ns: I				
		FLDL2T	(no op	erands)		
		Executio	n clocks		Code bytes	Example	
Operands							

r

1

<u>,</u>~

5

, ,

1.1.1

/ · · /

í.

FLDPI		Load P	(pi)					
		Exceptio	ns: I					
		FLDPI (r	10 ope	erands)				
Operands		Executio	n clocks	5	Cod	e bytes	Exa	mple
No operands	<u>87</u> 16-22	<u>287</u> 16-22	<u>387</u> 40	<u>486</u> 8	2		FLC	PI
FLDZ		Load +	0.0					
		Exception	ns: I					
		FLDZ (n	o ope	rands)				
Operands		Executio	n clocks	5	Cod	e bytes	Exa	mple
No operands	<u>87</u> 11-17	<u>287</u> 11-17	<u>387</u> 20	<u>486</u> 4	2		FLD	Z
FLD1		Load +	1.0	. <u> </u>				
		Exception						
		FLD1 (no	o oper	rands)				
Operands		Executio			Cod	e bytes	Exa	mple
No operands	<u>87</u> 15-21	<u>287</u> 15-21	<u>387</u> 24	<u>486</u> 4	2		FLD	1
FMUL		Multiply	/ rea	ł				
		Exception	ns: I, D), O, U, I	P			
		FMUL/,	/sour	ce/des	tinatic	n,sou	rce	
Operands				Execution			Code bytes	Example
//ST(i),ST/ST, //ST(i),ST/ST, S		T(1)* <u>87</u> 130-105 130-14	5	287 90-145 90-145	<u>387</u> 29-57 29-57	<u>486</u> 16 16	2 2	FMUL ST,ST(3) FMUL ST,ST(3)

)
~	
`)
	2
~	ì
۰.)
, ,	j
)
~	
-)
2)
	5
5	
-)
Ĺ	j
-)
~	
<u> </u>	2
2	j
•)
~	
~	J
C	Ì
~	.)
~)
Ĉ	
Ĺ	J
2	J
~)
_	Ĵ
÷.	J
~	7
_	
`	ز
2	Ĵ
~	
<u>`</u>	Ĵ
0	Ĵ
ĵ.)
~	
`)
5	Ĵ.
)
~	- - 1
~	ئر۔
-	ل
C)
~	,
) [
<u> </u>	ل
 	- '

*Occurs when one or both operands is "short"--it has 40 trailing zeros in its fraction (for example, it was loaded from

110-125+EA 110-125

112-126+EA 112-168

154-168+EA 112-168 32-57

27-35 11

32-57

14

2-4

2-4

2-4

a short-real memory operand).

short real

long real*

long real

FMUL SPEED_FACTOR FMUL [BP].HEIGHT

FMUL [BP].HEIGHT

FMULP	Ν	/lultiply	real c	and p	ор	
	E	xception	is: I, D, C	D, U, P		
	F	MULP d	estinat	ion,soı	ırce	
Operands		Execution	clocks		Code bytes	Example
ST(i),ST* ST(i),ST	` <u>87</u> 94-108 134-148	<u>287</u> 198-208 198-208	<u>387</u> 29-57 29-57	<u>486</u> 16	2 2	FMULP ST(1),ST FMULP ST(1),ST
Occurs when on short-real mem			ort"it has 4	10 trailing	zeros in its fractio	n (for example, it was loaded from
	, ,					
NOP	Ν	lo ope	ration			
	E	xception	s: None			
	F	NOP (no	o opera:	nds)		
Operands		Execution			Code bytes	Example
No operands	<u>87</u> 10-16	<u>287</u> 10-16	<u>387</u> 12	<u>486</u> 3	2	FNOP
PATAN	P	artial c	irctan	aent		
						- 11)
		xception PATAN			nds not chea N	ckea)
	E		(110 0)	eranus)	
Os sues de	F		-		Onde Luise	F ormala
Operands	87	Execution	-	486	Code bytes	Example
·		Execution	clocks <u>387</u>	<u>486</u> 5(2-17)		Example FPATAN
Operands No operands	<u>87</u>	Execution 287	clocks <u>387</u>			
No operands	<u>87</u> 250-800	Execution 287	<u>clocks</u> <u>387</u> 314-487	5(2-17)		
No operands	87 250-800 P	Execution 287 250-800 Partial re	<u>387</u> 314-487	5(2-17)		
No operands	87 250-800 	Execution 287 250-800 Partial re xception	<u>387</u> 314-487 emain	5(2-17) Ider		
No operands	87 250-800 	Execution 287 250-800 Partial re xception PREM (1	emain s: I, D, U no oper	5(2-17) Ider	2	FPATAN
No operands	87 250-800 	Execution 287 250-800 Partial re xception	emain s: I, D, U no oper	5(2-17) Ider		

(·

с с

,

(

1.1.1

٠

1

e.

FPREM1		Partial 387 ar						
		Exceptio	ons: I, D	, U				
		FPREM	(no op	erands)				
Operands		Execution	clocks		Code	e bytes	Examp	ble
No operands	<u>87</u>		<u>87</u> 5-185	486 94.5(72-167)	2		FPREI	M1
FPTAN		Partial	tange	ent				
		Exceptio	ons: I, P	(operands	not c	hecked)	
		FPTAN	(no op	erands)				
						0	. E.	ample
Operands		Execution	on clocks		(Code bytes	5 52	anpe
No operands	<u>87</u> 30-540	<u>287</u> 30-540	<u>387</u> 191-5		-			PTAN
No operands	30-540	287 30-540 Round Exceptic	<u>387</u> 191-5 to int	73 244(200-2	-			· · · · · · · · · · · · · · · · · · ·
No operands	30-540	287 30-540 Round Exceptic FRNDIN Executi	<u>387</u> 191-5 to int ons: I, P NT (no	;73 244(200-2 ;eger operands)	73) 2			PTAN
No operands	30-540	287 30-540 Round Exceptic FRNDIN	<u>387</u> 191-5 to int ons: I, P NT (no	;73 244(200-2 ;eger operands) <u>486</u>	73) 2 Co	2	FF	PTAN
	<u>30-540</u> <u>87</u> 16-50	287 30-540 Exceptic FRNDIN Executi 287 16-50	387 191-5 to int ons: I, P VT (no on clocks <u>387</u> 66-80	73 244(200-2 Teger operands)	73) 2 Co	2	FF	nple
No operands FRNDINT Operands No operands	<u>30-540</u> <u>87</u> 16-50	287 30-540 Exceptic FRNDIN Executi 287 16-50	387 191-5 to int ons: I, P VT (no on clocks <u>387</u> 66-80 € SQV€	eger operands) <u>486</u> 29.1(21-30) ed state	73) 2 Co	2	FF	nple
No operands FRNDINT Operands No operands	<u>30-540</u> <u>87</u> 16-50	287 30-540 Round Exceptic FRNDIN Executi 287 16-50 Restore	387 191-5 to int ons: I, P NT (no on clocks <u>387</u> 66-80 € SQV€	eger operands) <u>486</u> 29.1(21-30) ed state	73) 2 Co	2	FF	nple
No operands FRNDINT Operands No operands	<u>30-540</u> <u>87</u> 16-50	287 30-540 Exceptic FRNDIN Executio 287 16-50 Restore Exceptic FRSTOF	387 191-5 to int ons: I, P NT (no on clocks <u>387</u> 66-80 € SQV€	eger operands) <u>486</u> 29.1(21-30) ed state	73) 2 Co	2	Exar FRN	nple

Note: The 80287 execution clock count for this instruction is not meaningful in determining overall instruction execution time. For typical frequency ratios of the 80286 and 80287 clocks, 80287 execution occurs in parallel with the operand transfers. The operand transfers determine the overall execution time of the instructions. For 80286:80287 clock frequency ratios of 4:8, 1:1, and 8:5, the overall execution clock count for this instruction is estimated at 490, 302, and 227 80287 clocks, respectively.

FSAVE		Save state									
FNSAVE		Exceptions: None									
		FSAVE/FNSAVE destination									
Operands		Execut	ion clocks			Code bytes	Example				
	<u>87</u> 197-207+E	<u>287</u> A 205-21				2-4	FSAVE [BP]				
	ratios of 4:	8, 1:1, and 8:	5, the overal				uction. For 80286:80287 ruction is estimated at 376,				
							······································				
		Exceptions: I, O, U									
		FSCALI	E (no op	erands	.)						
Operands		Executi	on clocks			Code bytes	Example				
No operands	87 32-38	<u>287</u> 32-38	<u>387</u> 67-86	<u>486</u> 31(30-	32)	2	FSCALE				
FSETPM		Set pro	otecte	d mo	de						
		Exception	ons: Non	е							
		FSETPN	I (no op	erands	;)						
Operands	Execut	ion clock	Code by	rtes	Exa	mple					
No operands	<u>287</u> 2-8		2		FSE	ТРМ					
FSIN		Sino of	5 ST(0)								
		Sine of		only							
		387 and i486 only									
			1400				· · · · · · · · · · · · · · · · · · ·				

FSIN

Operands	Execution cl	ocks	Code bytes	Example
No oporanda	<u>387</u> 122-771*	486 241(193-279)	2	FSIN
No operands	122-111	241(193-279)	۷	FOIN

*These timings hold for operands in the range |x| /4. For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.

 $\zeta^{(1)}$

<. {

,

: /

۰.

1.1.1

Ń.

.

FSINCOS		Sine and cosine of ST(0) 387 and i486 only						
		ceptions: IS, I, I INCOS	D, U, P					
Operands	Execution c	locks	Code bytes	Example				
No operands	<u>387</u> 194-809*	<u>486</u> 291(243-329)	2	FSINCOS				

*These timings hold for operands in the range |x| /4. For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.

FSQRT		quare								
	Exceptions: I, D, P									
	FS	QRT (r	10 opera	nds)						
Operands		Execution	l clocks			Code b	ytes	Example		
No operands	<u>87</u> 180-186	<u>287</u> 180-186	<u>387</u> 122-129	<u>486</u> 85.5	(83-87)	2		FSQRT		
FST	St	ore re	al							
	Ex	ceptior	ns: I, O, L	I, P						
	FS	T desti	nation							
Operands		Execution	l clocks		Code	bytes	Exam	ple		
07/0	87	287	387	486	•		FOTO	7(0)		
ST(i) short real	15-22 84-90+EA	15-22 84-90	11 44	3 7	2 2-4		FST S	ORRELATION [DI]		
long real	96-104+EA		45	8	2-4			IEAN_READING		
FSTCW	St	ore co	ontrol	word						
FNSTCW	Ex	ceptior	ns: None							
	FS	STCW d	lestinati	on						
Operands		Executi	on clocks		Cod	e bytes	Exam	ple		
	87	287	387	486						
2 bytes	12-18+EA	12-18	15		2-4		FSTC	W SAVE CONTROL		

FSTENV	Store environme	Store environment							
FNSTENV	Exceptions: None FSTENV destination	Exceptions: None FSTENV destination							
Operands	Execution clocks	Code bytes Example							
14 bytes	<u>87 287 387 4</u> 40-50+EA 40-50 103-104	3 <u>6</u> 2-4 FSTENV [BP]							

FSTP Store real and pop

Exceptions: I, O, U, P

FSTP destination

Operands		Execution	1 clocks		Code bytes	Example	
	87	287	387	486			
ST(i)	17-24	17-24	12	3	2	FSTP ST(2)	
short real	86-92+EA	86-92	44	7	2-4	FSTP [BX]. ADJUSTED_RPM	
long real	98-106+EA	98-106	45	8	2-4	FSTP TOTAL_DOSAGE	
Temp real	52-58+EA	52-58	53	6	2-4	FSTP REG_SAVE [SI]	

FSTSW Store status word ENSTSW Exceptions: None FSTSW/FNSTSW destination FSTSW/FNSTSW destination Operands Execution clocks Code bytes Example 87 287 287 486

	87	287	387	486		
2 bytes	12-18+EA	12-18	15	3	2-4	FSTSW SAVE_STATUS

FSTSW A		Store status word to AX								
FNSTSW A	4X	Exception FSTSW d								
Operands		Executio	n clocks		Code bytes	Example				
AX	<u>87</u>	<u>287</u> 10-16	<u>387</u> 13	<u>486</u> 3	2	FSTSW AX				

FSUB Subtract real

Exceptions: I, D, O, U, P

FSUB//source/destination,source

Operands		Execution	n clocks		Code bytes	Example	
//ST,ST/(i)/ ST(i),ST	<u>87</u> 70-100	<u>287</u> 70-100	<u>387</u> 26-37	<u>486</u> 7(5-17)	2	FSUB ST,ST(2)	
short real	90-120+EA	90-120	24-32	7(5-17)	2-4	FSUB BASE_VALUE	
long real	95-125+EA	95-125	28-36	7(5-17)	2-4	FSUB COORDINATE.X	

FSUBP Subtract real and pop

Exceptions: I, D, O, U, P

FSUBP destination, source

Operands		Execution clocks			Code bytes	Example
	87	287	387	486		
ST(i),ST	75-105	75-105	26-37	7(5-17)	2	FSUBP ST(2),ST

	FSUBR	Subtract real reversed									
		Exce	Exceptions: I, D, O, U, P								
FSUBR //source/destination, source											
	Operands		Executior	n clocks		Code bytes	Example				
		87	287	387	486						
	//ST,ST(i)/ ST(i),ST	70-100	70-100	26-37	7(5-17)	2	FSUBR ST,ST(1)				
	short real	90-120+EA	90-120	25-33	7(5-17)	2-4	FSUBR VECTOR [SI]				
	long real	95-125+EA	95-125	29-37	7(5-17)	2-4	FSUBR [BX].INDEX				

FSUBRP	Subtract real reversed and pop	
	Exceptions: I, D, O, U, P FSUBRP destination, source	
	• • • • •	

Operands		Execution	n clocks		Code bytes	Example
	87	287	387	486		
ST(i),ST	75-105	75-105	26-37	7(5-17)	2	FSUBRP ST(1),ST

----ار ب نر ب

FTST		Test sto	ick top) ago	ainst +0.0		
		Exceptio	ns: I, D				
		FTST (no	operar	ıds)			
Operands		Executio	n clocks		Code bytes	Example	
- <u></u>	87	287	387	486	····		
No operands	38-48	38-48	28	4	2	FTST	
FUCOM		Unorde	ered co	omp	are		
		387 an	d i486	only			
		Exceptio	ns: IS, I, I	2			
Operands		tion clocks	Code by	/tes	Example		
//ST(i)	<u>387</u> 24	<u>486</u> 4	2		FUCOM ST(1)		
FUCOMP		Unorde	ered co	omp	are		
		387 an	d i486	only			
		Exceptio	ns: IS, I, I	C			
Operands	Execu	tion clocks	Code	e bytes	Example		
//ST(i)	<u>387</u> 26	<u>486</u> 4	2		FUCOM	D ST(2)	
//31(1)	20		2		1000141	51(2)	
FUCOMP	_ P	Unorde	ered co	ompo	are		
FUCOMP	– P	Unorde 387 an			are		
FUCOMP		387 an	d i486	only	are	J,,,,	
FUCOMP Operands	Execu	387 an Exception	d i486	only	are Example		
	Execu 387	387 an Exception tion clocks	d 1486 ms: IS, 1, 1 Code	only D	Example		
	Execu	387 an Exception	d i486	only D			
Operands No operands	Execu 387	387 an Exception tion clocks 486 5	d 1486 ms: IS, 1, 1 Code	only D	Example		
Operands	Execu 387	387 an Exception tion clocks	d 1486 ms: IS, 1, 1 Code	only D	Example		
Operands No operands	Execu 387	387 an Exception tion clocks 486 5	d i486 ins: IS, I, I Code 2	Only D a bytes	Example		

. .

7 {

•

,-

.

~

0.000

\square
$-\gamma$
~/
. .
C) –
2)
()) —
<u> </u>
- 1
ے ا
المر سب
~ ``
Ĵ
\sum_{n}
<u> </u>
\sim
Č)
\sim $^{\prime}$
U D
~ 2
- ,
- L -
<u> </u>
<u></u>
~~~
^
<u> </u>
( )
<u> </u>
See.
2)
~ ·,
2
~.
,
$\sim$
9
$\frac{1}{2}$
001
ถอออเ
001
ถอออเ
ถอออเ
ถอออเ
ถอออเ
000000
ถอออเ
00000000
000000
00000000
00000000
00000000
0000000000
00000000
0000000000
0000000000
0000000000000
0000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
ດວດດີດວິດຄອດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີ
000000000000000000000000000000000000000
ດວດດີດວິດຄອດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີດອີ
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000

Operands	387	ion clocks 486	Code	57105	Example		· ····································
No operands	<u>3+5</u> n*	1-3	1		FWAIT		
*n = number of tir	ne CPU e	examines BUS	line before	e 80287 com	pletes executio	on of pro	evious instruction
	<del>-</del>				·		
FXAM		Examine	ə stac	k top			
		Exception	ns: None	)			
		FXAM (n	o opera	nds)			
Operands		Execution	clocks		Code bytes	Exa	mple
No operands	<u>87</u> 12-23	<u>287</u> 12-23	<u>387</u> 30-38	486 8	2	FXA	N#
no operando	12-20	12-20		<u> </u>	<u> </u>		
FXCH		Exchan	ge reg	gisters			
		Exception	ns: I				
		FXCH//		tion			
<b>.</b> .						_	
Operands	97	Execution 287			Code bytes	Exar	mple
//ST(i)	<u>87</u> 10-15	10-15	<u>387</u> 18	486 4	2	FXC	H ST(2)
FXTRACT		Extract	expon	ient ar	nd signifi	can	†
		Exception	ve. I				
					<b>`</b>		
		FXTRAC		berands	)		
Operands		Execution			Code by	rtes	Example
No operands	<u>87</u> 27-55	<u>287</u> 27-55	<u>387</u> 70-76	486 19(16-20)	2		FXTRACT
NU Operatios	27-55	27-55	70-76	19(10-20)	2		FATHACT
FYL2X		Y * log2	x				
		092					
		Exception	is: P (op	erands r	not check	əd)	
		FYL2X (n	o opera	nds)			
Operands		Execution	clocks		Code	bytes	Example
	87	287	387	486	0000	5,00	LAunpio
No operands	900-11				329) 2		FYL2X

FYL2XP1	Y	* log ₂ (	X+1)					
	Exceptions: P (operands not checked)							
	F	YL2XP1	(no opera	ands)				
Operands		Execution of	clocks		Code bytes	Example		
No operands	<u>87</u> 700-1000	<u>287</u> 700-1000	<u>387</u> 257-547	<u>486</u> 313(171-326)	2	FYL2XP1		
F2XM1	2	×-1						
F2XM1			: U, P (op					
F2XM1	 Ex		:: U, P (op o operan		hecked)			
F2XM1	 Ex		operan		checked) Code bytes	Example		

 $\mathcal{C}$ 

ſ,

C Ċ Ć Ç r

1



## TURBO ASSEMBLER®



#### BORLAND

. .

CORPORATE HEADQUARTERS: 1800 GREEN HILLS ROAD, P.O. BOX 660001, SCOTTS VALLEY, CA 95067-0001, (408) 438-5300. OFFICES IN: AUSTRALIA, DENMARK, FRANCE, GERMANY, ITALY, JAPAN, SWEDEN AND THE UNITED KINGDOM = PART # 15MN-ASD05-20 = BOR 1482B